AD9246-125EB datasheet(23/45 Pages) AD

23 / 45 page

AD9246

Rev. A | Page 22 of 44

TIMING

The lowest typical conversion rate of the AD9246 is 10 MSPS.

At clock rates below 10 MSPS, dynamic performance can degrade.

The AD9246 provides latched data outputs with a pipeline delay

of 12 clock cycles. Data outputs are available one propagation

delay (tPD) after the rising edge of the clock signal.

The length of the output data lines and the loads placed on

them should be minimized to reduce transients within the

AD9246. These transients can degrade the dynamic performance

of the converter.

Data Clock Output (DCO)

The AD9246 provides a data clock output (DCO) intended for

capturing the data in an external register. The data outputs are valid

on the rising edge of DCO, unless the DCO clock polarity has

been changed via the SPI. See Figure 2 for a graphical timing

description.

Table 12. Output Data Format

Input (V)

Condition (V)

Binary Output Mode

Twos Complement Mode

Gray Code Mode

(SPI accessible)

VIN+ – VIN–

< –VREF – 0.5 LSB

00 0000 0000 0000

10 0000 0000 0000

11 0000 0000 0000

VIN+ – VIN–

= –VREF

00 0000 0000 0000

10 0000 0000 0000

11 0000 0000 0000

VIN+ – VIN–

= 0

10 0000 0000 0000

00 0000 0000 0000

VIN+ – VIN–

= +VREF – 1.0 LSB

11 1111 1111 1111

01 1111 1111 1111

10 0000 0000 0000

VIN+ – VIN–

> +VREF – 0.5 LSB

11 1111 1111 1111

01 1111 1111 1111

10 0000 0000 0000

AD9246-125EB 数据表(PDF) 23 Page - Analog Devices

AD9246-125EB 数据表(HTML) 23 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

数据表下载

链接网址

AD9246-125EB 数据表(PDF) 23 Page - Analog Devices

AD9246-125EB 数据表(HTML) 23 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45

数据表 下载

链接网址

数据表下载