数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

GL640USB 数据表(PDF) 16 Page - List of Unclassifed Manufacturers

部件名 GL640USB
功能描述  IEEE-1284 to USB Bridge
PDF  39 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ETC [List of Unclassifed Manufacturers]
网页  
标志 ETC - List of Unclassifed Manufacturers

GL640USB 数据表(HTML) 16 Page - List of Unclassifed Manufacturers

Back Button GL640USB Datasheet HTML 12Page - List of Unclassifed Manufacturers GL640USB Datasheet HTML 13Page - List of Unclassifed Manufacturers GL640USB Datasheet HTML 14Page - List of Unclassifed Manufacturers GL640USB Datasheet HTML 15Page - List of Unclassifed Manufacturers GL640USB Datasheet HTML 16Page - List of Unclassifed Manufacturers GL640USB Datasheet HTML 17Page - List of Unclassifed Manufacturers GL640USB Datasheet HTML 18Page - List of Unclassifed Manufacturers GL640USB Datasheet HTML 19Page - List of Unclassifed Manufacturers GL640USB Datasheet HTML 20Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 39 page
background image
Revision 1.1
Jun. 7, 1999
-15-
GL640USB, GL640USB-A
010
1:8
011
1:16
100
1:32
101
1:64
110
1:128
111
1:256
Value on POR: “- - - - 1 1 1 1”
PORT2CON (Address 86h, Port 1 direction control register)
R/W
R/W
R/W
R/W
P1CON3
P1CON2
P1CON1
P1CON0
All Port 1 pins have data direction control bits which can configure these pins as output or input.
Setting a PORT1CON register bit put the corresponding output driver in a hi-impedance mode.
Clearing a bit in the PORT1CON register puts the contents of the output latch on the selected pin.
Value on POR: “- - - - 1 1 1 1”
PORT2CON (Address 87h, Port 2 direction control register)
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
P2CON7
P2CON6
P2CON5
P2CON4
P2CON3
P2CON2
P2CON1
P2CON0
All Port 2 pins have data direction control bits which can configure these pins as output or input.
Setting a PORT2CON register bit put the corresponding output driver in a hi-impedance mode.
Clearing a bit in the PORT2CON register puts the contents of the output latch on the selected pin.
Value on POR: “1 1 1 1 1 1 1 1”
7.3 I/O Register Summary
Mnemonic
Address
(Hex)
Description
IODEVCTL
90
device control for I/O
ENDPCTL
91
endpoint control
GPI
92
GPI3-1 register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com