PC755CVGU366LE datasheet(30/50 Pages) ATMEL

30 / 50 page

PC755/745

2138D–HIREL–06/03

The L2CLK_OUT timing diagram is shown in Figure 14.

Figure 14. L2CLK_OUT Output Timing Diagram

L2 Bus Input AC Specifications

Table 16 provides the L2 bus interface AC timing specifications for the PC755 as

defined in Figure 15 and Figure 16 for the loading conditions described in Figure 17.

VM = Midpoint Voltage (L2OVdd/2)

L2CLK_OUTA

L2CLK_OUTB

L2 Differential Clock Mode

L2 Single-Ended Clock Mode

L2SYNC_OUT

L2CLK_OUTA

tL2CR

tL2CF

L2CLK_OUTB

L2SYNC_OUT

tL2CSKW

tL2CLK

tCHCL

Table 16. L2 Bus Interface AC Timing Specifications at Recommended Operating Conditions

Parameter

Symbol

All Speed Grades

Unit

Min

Max

L2SYNC_IN rise and Fall Time(1)

L2CR & tL2CF

–

1.0

Setup Times: Data and Parity(2)

DVL2CH

1.2

Input Hold Times: Data and Parity(2)

DXL2CH

Valid Times: (3)(4)

All Outputs when L2CR[14-15] = 00

All Outputs when L2CR[14-15] = 01

All Outputs when L2CR[14-15] = 10

All Outputs when L2CR[14-15] = 11

L2CHOV

3.1

3.2

3.3

3.7

Output Hold Times: (3)

All Outputs when L2CR[14-15] = 00

All Outputs when L2CR[14-15] = 01

All Outputs when L2CR[14-15] = 10

All Outputs when L2CR[14-15] = 11

L2CHOX

0.5

0.7

0.9

1.1

L2SYNC_IN to High Impedance:(3)(5)

All Outputs when L2CR[14-15] = 00

All Outputs when L2CR[14-15] = 01

All Outputs when L2CR[14-15] = 10

All Outputs when L2CR[14-15] = 11

L2CHOZ

2.4

2.6

2.8

3.0

PC755CVGU366LE 数据表(PDF) 30 Page - ATMEL Corporation

PC755CVGU366LE 数据表(HTML) 30 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表下载

链接网址

PC755CVGU366LE 数据表(PDF) 30 Page - ATMEL Corporation

PC755CVGU366LE 数据表(HTML) 30 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

数据表 下载

链接网址

数据表下载