数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

M69AW048B 数据表(PDF) 4 Page - STMicroelectronics

部件名 M69AW048B
功能描述  32 Mbit (2M x16) 3V Asynchronous PSRAM
PDF  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

M69AW048B 数据表(HTML) 4 Page - STMicroelectronics

  M69AW048B Datasheet HTML 1Page - STMicroelectronics M69AW048B Datasheet HTML 2Page - STMicroelectronics M69AW048B Datasheet HTML 3Page - STMicroelectronics M69AW048B Datasheet HTML 4Page - STMicroelectronics M69AW048B Datasheet HTML 5Page - STMicroelectronics M69AW048B Datasheet HTML 6Page - STMicroelectronics M69AW048B Datasheet HTML 7Page - STMicroelectronics M69AW048B Datasheet HTML 8Page - STMicroelectronics M69AW048B Datasheet HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 29 page
background image
M69AW048B
4/29
SUMMARY DESCRIPTION
The M69AW048B is a 32 Mbit (33,554,432 bit)
CMOS memory, organized as 2,097,152 words by
16 bits, and is supplied by a single 2.7V to 3.3V
supply voltage range.
M69AW048B is a member of STMicroelectronics
PSRAM memory family. These devices are manu-
factured using dynamic random access memory
cells, to minimize the cell size, and maximize the
amount of memory that can be implemented in a
given area.
However, through the use of internal control logic,
the device is fully static in its operation, requiring
no external clocks or timing strobes, and has a
standard Asynchronous SRAM Interface.
The internal control logic of the M69AW048B han-
dles the periodic refresh cycle, automatically, and
without user involvement.
Write cycles can be performed on a single byte by
using Upper Byte Enable (UB) and Lower Byte En-
able (LB).
The device can be put into standby mode using
Chip Enable (E1) or in Power-Down mode by us-
ing Chip Enable (E2).
The device features various kinds of Power-Down
modes for power saving as a user configurable op-
tion:
The Partial Array Refresh (PAR) performs a
limited refresh of the part of the PSRAM array
(4 Mbits, 8 Mbits, 16Mbits) that contains
essential data.
Deep Power-Down mode: this mode achieves
a very low current consumption by halting all
the internal activities. Since the refresh
circuitry is halted, the duration of the power-
down should be less than the maximum period
for refresh.
Figure 2. Logic Diagram
Table 1. Signal Names
AI05844c
21
A0-A20
W
DQ0-DQ15
VCC
M69AW048B
G
16
E1
UB
LB
VSS
E2
A0-A20
Address Input
DQ0-DQ15
Data Input/Output
E1, E2
Chip Enable, Power Down
G
Output Enable
W
Write Enable
UB
Upper Byte Enable
LB
Lower Byte Enable
VCC
Supply Voltage
VSS
Ground
NC
Not Connected
(no internal connection)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com