数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ISL6277HRZ 数据表(PDF) 14 Page - Renesas Technology Corp

部件名 ISL6277HRZ
功能描述  Multiphase PWM Regulator for AMD Fusion??Mobile CPUs Using SVI 2.0
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

ISL6277HRZ 数据表(HTML) 14 Page - Renesas Technology Corp

Back Button ISL6277HRZ Datasheet HTML 10Page - Renesas Technology Corp ISL6277HRZ Datasheet HTML 11Page - Renesas Technology Corp ISL6277HRZ Datasheet HTML 12Page - Renesas Technology Corp ISL6277HRZ Datasheet HTML 13Page - Renesas Technology Corp ISL6277HRZ Datasheet HTML 14Page - Renesas Technology Corp ISL6277HRZ Datasheet HTML 15Page - Renesas Technology Corp ISL6277HRZ Datasheet HTML 16Page - Renesas Technology Corp ISL6277HRZ Datasheet HTML 17Page - Renesas Technology Corp ISL6277HRZ Datasheet HTML 18Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 14 / 37 page
background image
ISL6277
FN8270 Rev 1.00
Page 14 of 37
Mar 8, 2012
Theory of Operation
Multiphase R3™ Modulator
The ISL6277 is a multiphase regulator implementing two voltage
regulators, CORE VR and Northbridge (NB) VR, on one chip
controlled by AMD’s™ SVI2™ protocol. The CORE VR can be
programmed for 1-, 2- or 3-phase operation. The Northbridge VR
can be configured for 1- or 2-phase operation. Both regulators use
the Intersil patented R3™ (Robust Ripple Regulator) modulator.
The R3™ modulator combines the best features of fixed frequency
PWM and hysteretic PWM while eliminating many of their
shortcomings. Figure 7 conceptually shows the multiphase R3
modulator circuit, and Figure 8 shows the operation principles.
Inside the IC, the modulator uses the master clock circuit to
generate the clocks for the slave circuits. The modulator
discharges the ripple capacitor Crm with a current source equal
to gmVo, where gm is a gain factor. Crm voltage VCRM is a
sawtooth waveform traversing between the VW and COMP
voltages. It resets to VW when it hits COMP, and generates a
one-shot master clock signal. A phase sequencer distributes the
master clock signal to the slave circuits. If the CORE VR is in
3-phase mode, the master clock signal is distributed to the three
phases, and the Clock 1~3 signals will be 120° out-of-phase. If
the Core VR is in 2-phase mode, the master clock signal is
distributed to Phases 1 and 2, and the Clock1 and Clock2 signals
will be 180° out-of-phase. If the Core VR is in 1-phase mode, the
master clock signal will be distributed to Phase 1 only and be the
Clock1 signal.
Each slave circuit has its own ripple capacitor Crs, whose voltage
mimics the inductor ripple current. A gm amplifier converts the
inductor voltage into a current source to charge and discharge
Crs. The slave circuit turns on its PWM pulse upon receiving the
clock signal, and the current source charges Crs. When Crs
voltage VCrs hits VW, the slave circuit turns off the PWM pulse,
and the current source discharges Crs.
Since the controller works with Vcrs, which are large amplitude
and noise-free synthesized signals, it achieves lower phase jitter
than conventional hysteretic mode and fixed PWM mode
controllers. Unlike conventional hysteretic mode converters, the
error amplifier allows the ISL6277 to maintain a 0.5% output
voltage accuracy.
Figure 9 shows the operation principles during load insertion
response. The COMP voltage rises during load insertion,
generating the master clock signal more quickly, so the PWM
pulses turn on earlier, increasing the effective switching
frequency. This allows for higher control loop bandwidth than
conventional fixed frequency PWM controllers. The VW voltage
rises as the COMP voltage rises, making the PWM pulses wider.
During load release response, the COMP voltage falls. It takes
the master clock circuit longer to generate the next master clock
signal so the PWM pulse is held off until needed. The VW voltage
falls as the COMP voltage falls, reducing the current PWM pulse
width. This kind of behavior gives the ISL6277 excellent response
speed.
The fact that all the phases share the same VW window voltage
also ensures excellent dynamic current balance among phases.
FIGURE 7. R3
MODULATOR CIRCUIT
CRM
GMVO
MASTER
CLOCK
VW
COMP
MASTER
CLOCK
PHASE
SEQUENCER
CLOCK1
CLOCK2
R
IL1
GM
CLOCK1
PHASE1
CRS1
VW
S
Q
PWM1
L1
R
IL2
GM
CLOCK2
PHASE2
CRS2
VW
S
Q
PWM2
L2
CO
VO
VCRM
VCRS1
VCRS2
MASTER CLOCK CIRCUIT
SLAVE CIRCUIT 1
SLAVE CIRCUIT 2
R
IL3
GM
CLOCK3
PHASE3
CRS3
VW
S
Q
PWM3
L3
VCRS3
SLAVE CIRCUIT 3
CLOCK3
FIGURE 8. R3
MODULATOR OPERATION PRINCIPLES IN
STEADY STATE
COMP
VCRM
MASTER
CLOCK
PWM1
VW
CLOCK1
PWM2
CLOCK2
HYSTERETIC
WINDOW
PWM3
VCRS3
CLOCK3
VCRS2
VCRS1
VW



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com