T48C893 datasheet(47/82 Pages) ATMEL

47 / 82 page

T48C893

Rev. A4, 22-Jan-02

47 (82)

Timer 3 – Mode 10: Manchester demodulation / pulse-width demodulation

For Manchester demodulation, the edge detection stage must be programmed to detect each edge at the input. These

edges are evaluated by the demodulator stage. The timer stage is used to generate the shift clock for the SSI. The

compare register 1 match event defines the correct moment for shifting the state from the input T3I as the decoded bit

into shift register – after that the demodulator waits for the next edge to synchronize the timer by a reset for the next

bit. The compare register 2 can also be used to detect a time-out error and handle it with an interrupt routine (see also

combination mode 8).

10111

BIT 0

BIT 1

BIT 2

BIT 3

BIT 4

BIT 5

BIT 6

Synchronize

Manchester demodulation mode

Timer 3

mode

T3EX

SR–DATA

13817

T3I

CM31=SCI

011

Figure 53. Manchester demodulation

Timer 3 – Mode 11: Biphase demodulation

In the Biphase demodulation mode, the timer operates like in Manchester demodulation mode. The difference is that

the bits are decoded via a toggle flip-flop. This flip-flop samples the edge in the middle of the bitframe and the compare

BIT 0

BIT 1

BIT 2

BIT 3

BIT 4

BIT 5

BIT 6

Synchronize

Biphase demodulation mode

Timer 3

mode

T3EX

Q1=SI

CM31=SCI

SR–DATA

13818

T3I

Reset

Counter 3

10101

Figure 54. Biphase demodulation

T48C893 数据表(PDF) 47 Page - ATMEL Corporation

T48C893 数据表(HTML) 47 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

数据表下载