| 数据搜索系统,热门电子元器件搜索 |
|
USB97C201 数据表(PDF) 27 Page - SMSC Corporation |
|
|
|||||||||||||||||||||||||||||
USB97C201 数据表(HTML) 27 Page - SMSC Corporation |
|
27 / 59 page ![]() SMSC DS – USB97C201 Page 27 Rev. 03/25/2002 PRELIMINARY Table 20 – SRAM Address Register 2 SRAM_ADD2 (0XA2- RESET=0x00) SRAM ADDRESS REGISTER 2 BIT NAME R/W DESCRIPTION [7:3] Reserved R These bits always read “0”. [2:0] SRAM_ADD [10:8] R/W This register contains upper bits of the address in the buffer RAM that the SRAM_DATA register reads or writes. Note: These registers will auto increment upon each read or write to the SRAM_DATA register. 6.1.4.3 MCU Power Management Registers Table 21 - MCU Clock Source Select CLOCK_SEL (0XA5 - RESET=0x40) MCU CLOCK SOURCE SELECT BIT NAME R/W DESCRIPTION 7 SLEEP R/W When PCON. 0 = 1 and SLEEP has been set to 1, the ring oscillator will be gated off, then all oscillators will be turned off for maximum power savings. 6 ROSC_EN R/W 0 = Ring Oscillator Disable. 1 = Ring Oscillator Enable. ROSC_EN must be set to 1 before the MCU can be switched to the internal Ring Oscillator Clock source. 5 MCUCLK_SRC R/W MCUCLK_SRC overrides MCUCLK_x clock select and switches the MCU to the Ring Oscillator. 0 = Use Ring Oscillator. ROSC_EN must be enabled by the MCU first. 1 = Use clock specified in MCU_CLK_[1:0] [4:3] MCU_CLK[1:0] R/W [4:3] = 00: 3.75MHz [4:3] = 01: 7.5MHz [4:3] = 10: 15MHz [4:3] = 11: 30MHz 2 CLKVALID R Reflects the state of the PHY CLKVALID signal. When 1, indicates that the internal clocks are stable and can be used instead of the ring oscillator. 1:0] Reserved R Always reads “0”. Note 1: The 8051 may program itself to run off of an internal Ring Oscillator having a frequency range between 8 and 24MHz. This is not a precise clock, but is meant to provide the 8051 with a clock source, without running the 30MHz crystal oscillator or the PLL Note 2: Switching between fast and slow clocks is recommended to save power. Note 3: Clock switching can be done on the fly as long as both clocks are running. When switching, it takes a total of six clocks (3 clocks of the original clock plus 3 clocks of the switching clock) to guarantee the switching. Note 4: Time TBD is required from ROSC_EN=1 to MCUCLK_SRC=0. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |