数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB97C201 数据表(PDF) 40 Page - SMSC Corporation

部件名 USB97C201
功能描述  USB 2.0 ATA/ ATAPI Controller
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

USB97C201 数据表(HTML) 40 Page - SMSC Corporation

Back Button USB97C201 Datasheet HTML 36Page - SMSC Corporation USB97C201 Datasheet HTML 37Page - SMSC Corporation USB97C201 Datasheet HTML 38Page - SMSC Corporation USB97C201 Datasheet HTML 39Page - SMSC Corporation USB97C201 Datasheet HTML 40Page - SMSC Corporation USB97C201 Datasheet HTML 41Page - SMSC Corporation USB97C201 Datasheet HTML 42Page - SMSC Corporation USB97C201 Datasheet HTML 43Page - SMSC Corporation USB97C201 Datasheet HTML 44Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 59 page
background image
SMSC DS – USB97C201
Page 40
Rev. 03/25/2002
PRELIMINARY
Table 58 –ATA Ultra DMA Timing Register
ATA_DMA
(0xDE - RESET=0x00)
ATA ULTRA DMA TIMING REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:3]
Reserved
R
These bits always reads “0”.
[2:0]
DMA_TMG[2:0]
R/W
Drive Timing.
These bit settings the Ultra DMA mode that the ATA
interface operates when Ultra DMA operation is enabled.
They therefore determine the minimum data write strobe
Cycle Time (CT) and minimum Ready to Pause time (RP).
are shown below:
000: CT= 267ns, RP= 333ns (Mode 0)
001: CT= 167ns, RP= 266ns (Mode 1)
010: CT= 133ns, RP= 200ns (Mode 2)
011: CT= 100ns, RP= 200ns (Mode 3)
100: CT= 66ns, RP= 200ns (Mode 4)
101 thru 111 reserved
ULTRA DMA TIMING MODES
Mode (Data
Strobe
Cycle Time)
Mode 0
(~1267ns)
Mode 1
(~167ns)
Mode 2
(~133ns)
Mode 3
(~100ns)
Mode 4
(~66ns)
Bit Settings
000
001
010
011
100
Table 59 – IDE Timing Register
IDE_TIM
(0xDF - RESET=0x00)
IDE TIMING REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:6]
ISP[1:0]
R/W
IORDY Sample Point. This field selects the number of 30MHz
clocks (33ns/clock) between IDE_nIOx assertion and the first
IORDY sample point. In fast PIO timing mode (See bit 3
below), this sets the active period for the data strobe.
Bits [7-6]Number of Clocks
00
5 clocks
01
4 clocks
10
3 clocks
11
2 clocks.
[5:4]
RT[0:1]
R/W
Recovery Time.
This field selects the minimum number of
30MHz clocks(33ns/clock) between the last IORDY sample
point and the next IDE_nIOx strobe. In fast PIO timing mode
(See bit 3 below), this sets the inactive period for the data
strobe.
Bits [5-4]Number of Clocks
00
4 clocks
01
3 clocks
10
2 clocks
11
1 clock.
3
DTE
R/W
DMA Timing Enable Only.
1: Fast timing mode is enabled for non-UDMA DMA data. PIO
transfer to the IDE data port will run in compatible timing.
0: Both non-UDMA DMA and PIO data transfers to drive will
use the fast timing mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com