数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB97C201 数据表(PDF) 38 Page - SMSC Corporation

部件名 USB97C201
功能描述  USB 2.0 ATA/ ATAPI Controller
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

USB97C201 数据表(HTML) 38 Page - SMSC Corporation

Back Button USB97C201 Datasheet HTML 34Page - SMSC Corporation USB97C201 Datasheet HTML 35Page - SMSC Corporation USB97C201 Datasheet HTML 36Page - SMSC Corporation USB97C201 Datasheet HTML 37Page - SMSC Corporation USB97C201 Datasheet HTML 38Page - SMSC Corporation USB97C201 Datasheet HTML 39Page - SMSC Corporation USB97C201 Datasheet HTML 40Page - SMSC Corporation USB97C201 Datasheet HTML 41Page - SMSC Corporation USB97C201 Datasheet HTML 42Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 59 page
background image
SMSC DS – USB97C201
Page 38
Rev. 03/25/2002
PRELIMINARY
USB_ERR
(0xDA - RESET=0x00)
USB ERROR REGISTER
BIT
NAME
R/W
DESCRIPTION
has been received on an endpoint.
Note: Writing a “1” to a bit in this register will clear the bit.. If any bit is set in this register the USB_ERR bit is set in
the USB_STAT register.
Table 51 – MSB ATA Data Register
MSB_ATA
(0xDB - RESET=0x00)
MSB ATA CONTROL/STATUS DATA REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:0]
D[15:8]
R/W
During 8051 writes to XDATA 0x31F0 (the ATA Drives
Control/Status register), data in this register represents the
MS byte of the 16 bit operation to this address. For a read
of 0x31F0, the MS byte data is returned in this register after
the PIO_COMPLETE bit is set in the ATA_CTL register. (the
data returned from the actual read of 31F0 should be
discarded)
Table 52 – LSB ATA Data Register
LSB_ATA
(0xDC - RESET=0x00)
LSB ATA CONTROL/STATUS DATA REGISTER
BIT
NAME
R/W
DESCRIPTION
[7:0]
D[7:0]
R/W
During 8051 reads to XDATA 0x31F1-7 and 33F6 (the ATA
Drive’s 8 bit registers), the actual data is returned in this
register after the PIO_COMPLETE bit is set in the ATA_CTL
register. During writes, this register is unused.
For 8051 read to XDATA 0x31F0, the LS byte of data is
returned in this register after the PIO_COMPLETE bit is set
in the ATA_CTL register. During writes, this register is
unused.
Table 53 – ATA Transfer Count Register 0
ATA_CNT0
(0xE1 - RESET=0x00)
ATA TRANSFER COUNT REGISTER 0
BIT
NAME
R/W
DESCRIPTION
[7:0]
D[7:0]
R/W
See note below.
Table 54 – ATA Transfer Count Register 1
ATA_CNT1
(0xE2 - RESET=0x00)
ATA TRANSFER COUNT REGISTER 1
BIT
NAME
R/W
DESCRIPTION
[7:0]
D[15:8]
R/W
See note below.
Table 55 – ATA Transfer Count Register 2
ATA_CNT2
(0xE3 - RESET=0x00)
ATA TRANSFER COUNT REGISTER 2
BIT
NAME
R/W
DESCRIPTION
[7:0]
D[23:16]
R/W
See note below.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com