数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

USB97C201 数据表(PDF) 28 Page - SMSC Corporation

部件名 USB97C201
功能描述  USB 2.0 ATA/ ATAPI Controller
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  SMSC [SMSC Corporation]
网页  http://www.smsc.com
标志 SMSC - SMSC Corporation

USB97C201 数据表(HTML) 28 Page - SMSC Corporation

Back Button USB97C201 Datasheet HTML 24Page - SMSC Corporation USB97C201 Datasheet HTML 25Page - SMSC Corporation USB97C201 Datasheet HTML 26Page - SMSC Corporation USB97C201 Datasheet HTML 27Page - SMSC Corporation USB97C201 Datasheet HTML 28Page - SMSC Corporation USB97C201 Datasheet HTML 29Page - SMSC Corporation USB97C201 Datasheet HTML 30Page - SMSC Corporation USB97C201 Datasheet HTML 31Page - SMSC Corporation USB97C201 Datasheet HTML 32Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 59 page
background image
SMSC DS – USB97C201
Page 28
Rev. 03/25/2002
PRELIMINARY
Table 22 - Wakeup Source 1 Register (INT2)
WU_SRC_1
(0XA0 – RESET=0x00)
WAKEUP SOURCE 1
BIT
NAME
R/W
DESCRIPTION
[7:3]
Reserved
R/W
Reserved
2
USB_Reset
R/W
This bit is set when the SIE detects simultaneous logic lows on D+
and D- (Single-Ended 0) for 32 to 64 full speed bit times, or 4 to 8
low speed bit times (or 2.5<t<5.5us). The USB_Reset signal may be
as long as 10ms. SETUP tokens can be NAK'd for up to 10ms after
the Reset signal is released.
1
Resume
R/W
This bit is set on detection of Global Resume state (when there is a
transition from the "J" state while in Global Suspend).
0
EXT_INT
R
This bit will be set if the ATA_IRQ bit of the ISR_0 register is set OR
if the 8051 INT4 signal (GPIO Interrupts) is high.
Note 1: The bits 1 and 2 in this register are cleared by writing a ‘1’ to the corresponding bit.
Note 2: Unmasked Wakeup Source bits restart the 8051 when its clock is stopped. This restarts the Ring Oscillator
and crystal oscillator for the MCU to resume from <500µA operation.
Note 3: To initiate USB Remote Wakeup, the SIE_Resume bit should be used in the SIE_CONF register.
Table 23 - Wakeup Mask 1 Register
WU_MSK_1 (Note 1)
(0XA6 - RESET=0xFF)
WAKEUP MASK 1
BIT
NAME
R/W
DESCRIPTION
[7:3]
Reserved
R
This bit always reads “1”.
2
USB_Reset
R/W
External wakeup event.
0 = Enabled
1 = Masked
1
Resume
R/W
External wakeup event.
0 = Enabled
1 = Masked
0
EXT_INT
R/W
External wakeup event.
0 = Enabled
1 = Masked
Note 1: Interrupt events enabled by these bits are Ored and routed to the INT2 external interrupt input of the 8051
core.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com