| 数据搜索系统,热门电子元器件搜索 |
|
AD5624BCPZ-R2 数据表(PDF) 10 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD5624BCPZ-R2 数据表(HTML) 10 Page - Analog Devices |
|
10 / 23 page ![]() AD5624/AD5664 Data Sheet Rev. A | Page 10 of 23 IDD (mA) 0 1 2 3 5 4 6 8 7 0.39 0.40 0.41 0.42 0.43 VDD = 3.6V TA = 25°C Figure 17. IDD Histogram with VDD = 3.6 V I (mA) 0.20 –0.25 –0.20 –0.15 –0.10 –0.05 0 0.05 0.10 0.15 –5 –4 –3 –2 –1 0 1 2 4 35 VDD = VREF = 5V, 3V TA = 25°C DAC LOADED WITH ZERO SCALE – SINKING CURRENT DAC LOADED WITH FULL SCALE – SOURCING CURRENT Figure 18. Headroom at Rails vs. Source and Sink Current TEMPERATURE (°C) 0.50 0.05 0.10 0.15 0.20 0.35 0.40 0.25 0.30 0.45 0 –40 –20 0 20 40 60 80 100 TA = 25°C VDD = VREFIN = 5V VDD = VREFIN = 3V Figure 19. Supply Current vs. Temperature TIME BASE = 4µs/DIV VDD = VREF = 5V TA = 25°C FULL-SCALE CODE CHANGE 0x0000 TO 0xFFFF OUTPUT LOADED WITH 2k Ω AND 200pF TO GND VOUT = 909mV/DIV 1 Figure 20. Full-Scale Settling Time, 5 V CH1 2.0V CH2 500mV M100µs 125MS/s A CH1 1.28V 8.0ns/pt VDD = VREF = 5V TA = 25°C VOUT VDD 1 2 MAX(C2) 420.0mV Figure 21. Power-On Reset to 0 V VDD = 5V SYNC SLCK VOUT 1 3 CH1 5.0V CH3 5.0V CH2 500mV M400ns A CH1 1.4V 2 Figure 22. Exiting Power-Down to Midscale |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |