| 数据搜索系统,热门电子元器件搜索 |
|
PIC18LF4520E/SPQTP 数据表(PDF) 50 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
PIC18LF4520E/SPQTP 数据表(HTML) 50 Page - Microchip Technology |
|
50 / 390 page ![]() PIC18F2420/2520/4420/4520 DS39631A-page 48 Preliminary 2004 Microchip Technology Inc. 4.6 Reset State of Registers Most registers are unaffected by a Reset. Their status is unknown on POR and unchanged by all other Resets. The other registers are forced to a “Reset state” depending on the type of Reset that occurred. Most registers are not affected by a WDT wake-up, since this is viewed as the resumption of normal oper- ation. Status bits from the RCON register, RI, TO, PD, POR and BOR, are set or cleared differently in different Reset situations, as indicated in Table 4-3. These bits are used in software to determine the nature of the Reset. Table 4-4 describes the Reset states for all of the Special Function Registers. These are categorized by Power-on and Brown-out Resets, Master Clear and WDT Resets and WDT wake-ups. TABLE 4-3: STATUS BITS, THEIR SIGNIFICANCE AND THE INITIALIZATION CONDITION FOR RCON REGISTER Condition Program Counter RCON Register STKPTR Register SBOREN RI TO PD POR BOR STKFUL STKUNF Power-on Reset 0000h 1 111 00 0 0 RESET Instruction 0000h u(2) 0uu uu u u Brown-out Reset 0000h u(2) 111 u0 u u MCLR during Power Managed Run Modes 0000h u(2) u1u uu u u MCLR during Power Managed Idle Modes and Sleep Mode 0000h u(2) u10 uu u u WDT Time-out during Full Power or Power Managed Run Mode 0000h u(2) u0u uu u u MCLR during Full Power Execution 0000h u(2) uuu uu u u Stack Full Reset (STVREN = 1) 0000h u(2) uuu uu 1 u Stack Underflow Reset (STVREN = 1) 0000h u(2) uuu uu u 1 Stack Underflow Error (not an actual Reset, STVREN = 0) 0000h u(2) uuu uu u 1 WDT Time-out during Power Managed Idle or Sleep Modes PC + 2 u(2) u00 uu u u Interrupt Exit from Power Managed Modes PC + 2(1) u(2) uu0 uu u u Legend: u = unchanged Note 1: When the wake-up is due to an interrupt and the GIEH or GIEL bits are set, the PC is loaded with the interrupt vector (008h or 0018h). 2: Reset state is ‘1’ for POR and unchanged for all other Resets when software BOR is enabled (BOREN1:BOREN0 configuration bits = 01 and SBOREN = 1). Otherwise, the Reset state is ‘0’. |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |