数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PIC18LF4520E/SPQTP 数据表(PDF) 68 Page - Microchip Technology

部件名 PIC18LF4520E/SPQTP
功能描述  28/40/44-Pin Enhanced Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
PDF  390 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

PIC18LF4520E/SPQTP 数据表(HTML) 68 Page - Microchip Technology

Back Button PIC18LF4520E/SPQTP Datasheet HTML 64Page - Microchip Technology PIC18LF4520E/SPQTP Datasheet HTML 65Page - Microchip Technology PIC18LF4520E/SPQTP Datasheet HTML 66Page - Microchip Technology PIC18LF4520E/SPQTP Datasheet HTML 67Page - Microchip Technology PIC18LF4520E/SPQTP Datasheet HTML 68Page - Microchip Technology PIC18LF4520E/SPQTP Datasheet HTML 69Page - Microchip Technology PIC18LF4520E/SPQTP Datasheet HTML 70Page - Microchip Technology PIC18LF4520E/SPQTP Datasheet HTML 71Page - Microchip Technology PIC18LF4520E/SPQTP Datasheet HTML 72Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 68 / 390 page
background image
PIC18F2420/2520/4420/4520
DS39631A-page 66
Preliminary
 2004 Microchip Technology Inc.
SPBRGH
EUSART Baud Rate Generator Register, High Byte
0000 0000
51, 206
SPBRG
EUSART Baud Rate Generator Register, Low Byte
0000 0000
51, 206
RCREG
EUSART Receive Register
0000 0000
51, 213
TXREG
EUSART Transmit Register
0000 0000
51, 211
TXSTA
CSRC
TX9
TXEN
SYNC
SENDB
BRGH
TRMT
TX9D
0000 0010
51, 202
RCSTA
SPEN
RX9
SREN
CREN
ADDEN
FERR
OERR
RX9D
0000 000x
51, 203
EEADR
EEPROM Address Register
0000 0000
51, 74, 83
EEDATA
EEPROM Data Register
0000 0000
51, 74, 83
EECON2
EEPROM Control Register 2 (not a physical register)
0000 0000
51, 74, 83
EECON1
EEPGD
CFGS
FREE
WRERR
WREN
WR
RD
xx-0 x000
51, 75, 84
IPR2
OSCFIP
CMIP
EEIP
BCLIP
HLVDIP
TMR3IP
CCP2IP
11-1 1111
52, 101
PIR2
OSCFIF
CMIF
EEIF
BCLIF
HLVDIF
TMR3IF
CCP2IF
00-0 0000
52, 97
PIE2
OSCFIE
CMIE
EEIE
BCLIE
HLVDIE
TMR3IE
CCP2IE
00-0 0000
52, 99
IPR1
PSPIP(2)
ADIP
RCIP
TXIP
SSPIP
CCP1IP
TMR2IP
TMR1IP
1111 1111
52, 100
PIR1
PSPIF(2)
ADIF
RCIF
TXIF
SSPIF
CCP1IF
TMR2IF
TMR1IF
0000 0000
52, 96
PIE1
PSPIE(2)
ADIE
RCIE
TXIE
SSPIE
CCP1IE
TMR2IE
TMR1IE
0000 0000
52, 98
OSCTUNE
INTSRC
PLLEN(3)
TUN4
TUN3
TUN2
TUN1
TUN0
0q-0 0000
27, 52
TRISE(2)
IBF
OBF
IBOV
PSPMODE
TRISE2
TRISE1
TRISE0
0000 -111
52, 118
TRISD(2)
PORTD Data Direction Control Register
1111 1111
52, 114
TRISC
PORTC Data Direction Control Register
1111 1111
52, 111
TRISB
PORTB Data Direction Control Register
1111 1111
52, 108
TRISA
TRISA7(5)
TRISA6(5)
Data Direction Control Register for PORTA
1111 1111
52, 105
LATE(2)
PORTE Data Latch Register
(Read and Write to Data Latch)
---- -xxx
52, 117
LATD(2)
PORTD Data Latch Register (Read and Write to Data Latch)
xxxx xxxx
52, 114
LATC
PORTC Data Latch Register (Read and Write to Data Latch)
xxxx xxxx
52, 111
LATB
PORTB Data Latch Register (Read and Write to Data Latch)
xxxx xxxx
52, 108
LATA
LATA7(5)
LATA6(5)
PORTA Data Latch Register (Read and Write to Data Latch)
xxxx xxxx
52, 105
PORTE
—RE3(4)
RE2(2)
RE1(2)
RE0(2)
---- xxxx
52, 117
PORTD(2)
RD7
RD6
RD5
RD4
RD3
RD2
RD1
RD0
xxxx xxxx
52, 114
PORTC
RC7
RC6
RC5
RC4
RC3
RC2
RC1
RC0
xxxx xxxx
52, 111
PORTB
RB7
RB6
RB5
RB4
RB3
RB2
RB1
RB0
xxxx xxxx
52, 108
PORTA
RA7(5)
RA6(5)
RA5
RA4
RA3
RA2
RA1
RA0
xx0x 0000
52, 105
TABLE 5-2:
REGISTER FILE SUMMARY (PIC18F2420/2520/4420/4520) (CONTINUED)
File Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on
POR, BOR
Details
on page:
Legend:
x
= unknown, u = unchanged, — = unimplemented, q = value depends on condition
Note
1:
The SBOREN bit is only available when the BOREN1:BOREN0 configuration bits = 01; otherwise it is disabled and reads as ‘0’. See
Section 4.4 “Brown-out Reset (BOR)”.
2:
These registers and/or bits are not implemented on 28-pin devices and are read as
0. Reset values are shown for 40/44-pin devices;
individual unimplemented bits should be interpreted as ‘-’.
3:
The PLLEN bit is only available in specific oscillator configuration; otherwise it is disabled and reads as
0. See Section 2.6.4 “PLL in
INTOSC Modes”.
4:
The RE3 bit is only available when Master Clear Reset is disabled (MCLRE configuration bit = 0). Otherwise, RE3 reads as
0. This bit is
read-only.
5:
RA6/RA7 and their associated latch and direction bits are individually configured as port pins based on various primary oscillator modes.
When disabled, these bits read as ‘0’.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com