PIC18LF4520ESLASHSPQTP datasheet(161/390 Pages) MICROCHIP

161 / 390 page

 2004 Microchip Technology Inc.

Preliminary

DS39631A-page 159

PIC18F2420/2520/4420/4520

16.4.9

SETUP FOR PWM OPERATION

The following steps should be taken when configuring

the ECCP module for PWM operation:

Configure the PWM pins, P1A and P1B (and

P1C and P1D, if used), as inputs by setting the

corresponding TRIS bits.

Set the PWM period by loading the PR2 register.

If auto-shutdown is required:

• Disable auto-shutdown (ECCP1AS = 0)

• Configure source (FLT0, Comparator 1 or

Comparator 2)

• Wait for non-shutdown condition

Configure the ECCP module for the desired

PWM mode and configuration by loading the

CCP1CON register with the appropriate values:

• Select one of the available output

configurations and direction with the

P1M1:P1M0 bits.

• Select the polarities of the PWM output

signals with the CCP1M3:CCP1M0 bits.

Set the PWM duty cycle by loading the CCPR1L

For Half-Bridge Output mode, set the dead-

band delay by loading PWM1CON<6:0> with

the appropriate value.

If auto-shutdown operation is required, load the

ECCP1AS register:

• Select the auto-shutdown sources using the

ECCPAS2:ECCPAS0 bits.

• Select the shutdown states of the PWM

output pins using the PSSAC1:PSSAC0 and

PSSBD1:PSSBD0 bits.

• Set the ECCPASE bit (ECCP1AS<7>).

• Configure the comparators using the CMCON

• Configure the comparator inputs as analog

inputs.

If auto-restart operation is required, set the

PRSEN bit (PWM1CON<7>).

Configure and start TMR2:

• Clear the TMR2 interrupt flag bit by clearing

the TMR2IF bit (PIR1<1>).

• Set the TMR2 prescale value by loading the

T2CKPS bits (T2CON<1:0>).

• Enable Timer2 by setting the TMR2ON bit

(T2CON<2>).

10. Enable PWM outputs after a new PWM cycle

has started:

• Wait until TMRn overflows (TMRnIF bit is set).

• Enable the CCP1/P1A, P1B, P1C and/or P1D

pin outputs by clearing the respective TRIS

bits.

• Clear the ECCPASE bit (ECCP1AS<7>).

16.4.10

OPERATION IN POWER MANAGED

MODES

In Sleep mode, all clock sources are disabled. Timer2

will not increment and the state of the module will not

change. If the ECCP pin is driving a value, it will con-

tinue to drive that value. When the device wakes up, it

will continue from this state. If Two-Speed Start-ups are

enabled, the initial start-up frequency from INTOSC

and the postscaler may not be stable immediately.

In PRI_IDLE mode, the primary clock will continue to

clock the ECCP module without change. In all other

power managed modes, the selected power managed

mode clock will clock Timer2. Other power managed

mode clocks will most likely be different than the

primary clock frequency.

16.4.10.1

Operation with Fail-Safe

Clock Monitor

If the Fail-Safe Clock Monitor is enabled, a clock failure

will force the device into the RC_RUN Power Managed

mode and the OSCFIF bit (PIR2<7>) will be set. The

ECCP will then be clocked from the internal oscillator

clock source, which may have a different clock

frequency than the primary clock.

See the previous section for additional details.

16.4.11

EFFECTS OF A RESET

Both Power-on Reset and subsequent Resets will force

all ports to Input mode and the CCP registers to their

Reset states.

This forces the enhanced CCP module to reset to a

state compatible with the standard CCP module.

PIC18LF4520E/SPQTP 数据表(PDF) 161 Page - Microchip Technology

PIC18LF4520E/SPQTP 数据表(HTML) 161 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载