NT5CB128M16IP-EKB datasheet(24/162 Pages) NANYA

24 / 162 page

Version 2.1

Nanya Technology Cooperation ©

07/2017

NTC Proprietary

Level: Property

DDR3(L) 2Gb SDRAM

NT5CB(C)256M8IN / NT5CB(C)128M16IP

Write leveling

For better signal integrity, DDR3(L) memory module adopted fly by topology for the commands, addresses, control signals,

and clocks. The fly by topology has benefits from reducing number of stubs and their length but in other aspect, causes

flight time skew between clock and strobe at every DRAM on DIMM. It makes difficult for the Controller to maintain tDQSS,

tDSS, and tDSH specification. Therefore, the controller should support ‘write leveling’ in DDR3(L) SDRAM to compensate

for skew.

Output Disable

The DDR3(L) SDRAM outputs maybe enable/disabled by MR1 (bit12) as shown in MR1 definition. When this feature is

enabled (A12=1) all output pins (DQs, DQS,

, etc.) are disconnected from the device removing any loading of the

output drivers. This feature may be useful when measuring modules power for example. For normal operation A12 should

be set to ‘0’.

TDQS,

T

TDQS (Termination Data Strobe) is a feature of x8 DDR3(L) SDRAM that provides additional termination resistance outputs

that may be useful in some system configurations.

When enabled via the mode register, the same termination resistance function is applied to be TDQS/

T pins that are

applied to the DQS/

 pins.

In contrast to the RDQS function of DDR2 SDRAM, TDQS provides the termination resistance function only. The data

strobe function of RDQS is not provided by TDQS.

The TDQS and DM functions share the same pin. When the TDQS function is enabled via the mode register, the DM

function is not supported. When the TDQS function is disabled, the DM function is provided and the

T pin is not used.

The TDQS function is available in x8 DDR3(L) SDRAM only and must be disabled via the mode register A11=0 in MR1 for

x16 configurations.

TDQS,

T Function Matrix

MR1 (A11)

DM / TDQS

NU / TDQS

0 (TDQS Disabled)

Hi-Z

1 (TDQS Enabled)

TDQS

T

Note:

1. If TDQS is enabled, the DM function is disabled.

2. When not used, TDQS function can be disabled to save termination power.

3. TDQS function is only available for x8 DRAM and must be disabled for x16.

NT5CB128M16IP-EKB 数据表(PDF) 24 Page - Nanya Technology Corporation.

NT5CB128M16IP-EKB 数据表(HTML) 24 Page - Nanya Technology Corporation.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载