GD25B127DFES datasheet(16/65 Pages) GIGADEVICE

部件名	GD25B127DFES

功能描述	3.3V Uniform Sector Dual and Quad Serial Flash

PDF	65 Pages

Scroll/Zoom	100%

制造商	GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]

网页	http://www.gigadevice.com/

标志

16 / 65 page

3.3V Uniform Sector

Dual and Quad Serial Flash

GD25B127D

7.1.

Write Enable (WREN) (06H)

The Write Enable (WREN) command is for setting the Write Enable Latch (WEL) bit. The Write Enable Latch (WEL)

bit must be set prior to every Page Program (PP), Sector Erase (SE), Block Erase (BE), Chip Erase (CE), Write Status

goes low  sending the Write Enable command  CS# goes high.

Figure3. Write Enable Sequence Diagram

7.2. Write Disable (WRDI) (04H)

The Write Disable command is for resetting the Write Enable Latch (WEL) bit. The Write Disable command sequence:

CS# goes lowSending the Write Disable command CS# goes high. The WEL bit is reset by following condition: Power-

up and upon completion of the Write Status Register, Page Program, Sector Erase, Block Erase, Chip Erase,

Erase/Program Security Registers and Reset commands.

Figure4. Write Disable Sequence Diagram

Command

06H

CS#

SCLK

High-Z

Command

04H

CS#

SCLK

High-Z

GD25B127DFES 数据表(PDF) 16 Page - GigaDevice Semiconductor (Beijing) Inc.