数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TUSB8043AI 数据表(PDF) 12 Page - Texas Instruments

部件名 TUSB8043AI
功能描述  TUSB8043A Four-port USB 3.2 x1 Gen1 Hub
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI1 [Texas Instruments]
网页  http://www.ti.com
标志 TI1 - Texas Instruments

TUSB8043AI 数据表(HTML) 12 Page - Texas Instruments

Back Button TUSB8043AI Datasheet HTML 8Page - Texas Instruments TUSB8043AI Datasheet HTML 9Page - Texas Instruments TUSB8043AI Datasheet HTML 10Page - Texas Instruments TUSB8043AI Datasheet HTML 11Page - Texas Instruments TUSB8043AI Datasheet HTML 12Page - Texas Instruments TUSB8043AI Datasheet HTML 13Page - Texas Instruments TUSB8043AI Datasheet HTML 14Page - Texas Instruments TUSB8043AI Datasheet HTML 15Page - Texas Instruments TUSB8043AI Datasheet HTML 16Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 56 page
background image
12
TUSB8043A
SLLSF94 – JUNE 2019
www.ti.com
Product Folder Links: TUSB8043A
Submit Documentation Feedback
Copyright © 2019, Texas Instruments Incorporated
Electrical Characteristics (continued)
over operating free-air temperature and voltage range (unless otherwise noted)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
(2)
Applies to external outputs and bi-directional buffers
(3)
Applies to GRSTZ
(4)
Applies to pins with internal pullups/pulldowns.
(5)
Applies to external input buffers
VIL
Low-level input voltage(1)
0
0.8
V
VI
Input voltage
0
3.6
V
VO
Output voltage(2)
0
3.6
V
tt
Input transition time (tRISE and tFALL)
25
ns
VHYS
Input hysteresis(3)
1.3 x
VDD33
V
VOH
High-level output voltage
IOH = -4 mA
2.4
V
VOL
Low-level output voltage
IOH = 4 mA
0.4
V
IOZP
High-impedance output current with
internal pullup or pulldown resistor.(4)
VI = 0 to VDD33;
-250
250
µA
II
Input current(5)
VI = 0 to VDD33;
-15
15
µA
RPD
Internal pull-down resistance
13.5
19
27.5
RPU
Internal pull-up resistance
14.5
19
25
(1)
As long as GRSTz is de-asserted after both supplies are stable, there is no power-on relationship between VDD33 and VDD. If GRSTz is
only connected to a capacitor to GND, then VDD must be stable minimum of 10 µs before VDD33.
(2)
An active reset is required if the VDD33 supply is stable before VDD supply. This active reset shall meet the 3 ms power-up delay
counting from both power supplies stable to de-assertion of GRSTz.
(3)
MISC pins sampled at de-assertion of GRSTz: BATEN[4:1], AUTOENz, FULLPWRMGMTz, GANGED, SMBUSz, and PWRCTL_POL.
7.6 Timing Requirements
MIN
NOM
MAX
UNIT
Power-on timings. Refer to Figure 1
td1
VDD stable before VDD33 stable.
(1) (2)
0
ms
td2
VDD and VDD33 before de-assertion of GRSTz.
3
ms
tsu_io
Setup for MISC inputs. (3)
0.1
µs
thd_io
Hold for MISC inputs. (3)
0.1
µs
tVDD33_RAM
P
VDD33 supply ramp requirement.
0.2
100
ms
tVDD_RAMP
VDD supply ramp requirement.
0.2
100
ms



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com