STLC1510 datasheet(19/40 Pages) STMICROELECTRONICS

19 / 40 page

19/40

STLC1510

Table 4. HPI Memory Map

5.8 Block Processing Unit (BPU) Functional

Description

5.8.1 Block Processing Unit - Core

The BPU is a programmable Digital Signal Processor

responsible for the bulk of the high rate signal pro-

cessing required in the modem. This processor utiliz-

es a dual multiply accumulate Arithmetic Unit (AU)

and Very Long Instruction Word (VLIW) format to

achieve high processing efficiencies.

The BPU is designed to perform the following func-

tions:

Finite Impulse Filters (FIR)

(Infinite Impulse Response) IIR

FFT/IFFT

Compression/decompression for FFT/IFFT

FDEQ

Tx Gain

SNR calculation - recursive average

add/remove cyclic prefix

Slicer

Auto Correlation

FDEQ update

Digital AGC

HPI Reg

Host

Processor

Addr

BIN

Output Status Reg

000

Output Index Reg

001

Output Mask Reg

010

Input Status Reg

011

Input Index Reg

100

Input Mask Reg

101

Output Message Buffer

110

Input Message Buffer

111

Figure 6. BPU Core Block Diagram

PROGRAM

MEMORY

ADDRESS

PROGRAM

MEMORY

DATA

ADDRESS CALCULATION UNIT (ACU)

PROGRAM CONTROL UNIT (PCU)

PROGRAM MEMORY

XDATA MEM

CDATA MEM

AU CONTROL

MCU/DFE

DATA

MEMORY

INTERFACE

XPORT

CPORT

(XDM)(CDM)

ARITHMETIC UNIT (AU)

AU CONTROL

STLC1510 数据表(PDF) 19 Page - STMicroelectronics

STLC1510 数据表(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表下载

链接网址

STLC1510 数据表(PDF) 19 Page - STMicroelectronics

STLC1510 数据表(HTML) 19 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40

数据表 下载

链接网址

数据表下载