数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

CS8421 数据表(PDF) 17 Page - Cirrus Logic

部件名 CS8421
功能描述  32-bit, 192 kHz Asynchronous Sample Rate Converter
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  CIRRUS [Cirrus Logic]
网页  http://www.cirrus.com
标志 CIRRUS - Cirrus Logic

CS8421 数据表(HTML) 17 Page - Cirrus Logic

Back Button CS8421 Datasheet HTML 13Page - Cirrus Logic CS8421 Datasheet HTML 14Page - Cirrus Logic CS8421 Datasheet HTML 15Page - Cirrus Logic CS8421 Datasheet HTML 16Page - Cirrus Logic CS8421 Datasheet HTML 17Page - Cirrus Logic CS8421 Datasheet HTML 18Page - Cirrus Logic CS8421 Datasheet HTML 19Page - Cirrus Logic CS8421 Datasheet HTML 20Page - Cirrus Logic CS8421 Datasheet HTML 21Page - Cirrus Logic Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 36 page
background image
CS8421
DS641PP1
17
6.7
Master Clock
The CS8421 uses the clock signal supplied through XTI as its master clock (MCLK). MCLK can be sup-
plied from a digital clock source, a crystal oscillator, or a fundamental mode crystal. Figure 10 shows the
typical connection diagram for using a fundamental mode crystal. Please refer to the crystal manufactur-
er’s specifications for the external capacitor recommendations. If XTO is not used, such as with a digital
clock source or crystal oscillator, XTO should be left unconnected or pulled low through a 47 k
Ω resistor
to GND.
If either serial audio port is set as master, MCLK will be used to supply the sub-clocks to the master SCLK
and LRCK. In this case MCLK will be synchronous to the master serial audio port. If both serial audio ports
are set as slave, MCLK can be asynchronous to either or both ports. If the user needs to change the clock
source to XTI while the CS8421 is still powered on and running, a RESET must be issued once the XTI
clock source is present and valid to ensure proper operation.
When both serial ports are configured as slave and operating at sample rates less than 96 kHz, the
CS8421 has the ability to operate without a master clock input through XTI. This benefits the design by
not requiring extra external clock components (lowering production cost) and not requiring a master clock
to be routed to the CS8421, resulting in lowered noise contribution in the system. In this mode, an internal
oscillator provides the clock to run all of the internal logic. To enable the internal oscillator simply tie XTI
to GND or VL. In this mode, XTO should be left unconnected.
The CS8421 can also provide a buffered MCLK output through the MCLK_OUT pin. This pin can be used
to supply MCLK to other system components that operate synchronously to MCLK. If MCLK_OUT is not
needed, the output of the pin can be disabled by pulling the pin high through a 47 k
Ω resistor to VL.
MCLK_OUT is also disabled when using the internal oscillator mode. The MCLK_OUT pin will be set low
when disabled by using the internal oscillator mode.
XTI
XTO
CC
R
Figure 10. Typical Connection Diagram for Crystal Circuit



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com