数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

L6983 数据表(PDF) 33 Page - STMicroelectronics

部件名 L6983
功能描述  38 V, 3 A synchronous step-down converter with 17 μA quiescent current
PDF  63 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

L6983 数据表(HTML) 33 Page - STMicroelectronics

Back Button L6983 Datasheet HTML 29Page - STMicroelectronics L6983 Datasheet HTML 30Page - STMicroelectronics L6983 Datasheet HTML 31Page - STMicroelectronics L6983 Datasheet HTML 32Page - STMicroelectronics L6983 Datasheet HTML 33Page - STMicroelectronics L6983 Datasheet HTML 34Page - STMicroelectronics L6983 Datasheet HTML 35Page - STMicroelectronics L6983 Datasheet HTML 36Page - STMicroelectronics L6983 Datasheet HTML 37Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 33 / 63 page
background image
IL,PK=IOUT+∆IL2
(44)
So if the inductor value decreases, the peak current (that has to be lower than the current limit of the device)
increases. The higher is the inductor value, the higher is the average output current that can be delivered, without
reaching the current limit.
8.5.3
Output capacitor selection
The triangular shape current ripple (with zero average value) flowing into the output capacitor gives the output
voltage ripple, that depends on the capacitor value and the equivalent resistive component (ESR). Therefore, the
output capacitor has to be selected in order to have a voltage ripple compliant with the application requirements.
The voltage ripple equation can be calculated as:
∆VOUT=ESR∙∆IL,MAX+ ∆IL,MAX
8∙COUT∙FSW
(45)
For a ceramic (MLCC) capacitor, the capacitive component of the ripple dominates the resistive one. While for an
electrolytic capacitor the opposite is true. Neglecting the ESR contribution the minimum value of the output
capacitor is given by:
COUT,min,RIPPLE= ∆IL,MAX
8∙∆VOUT∙FSW
(46)
As the compensation network is internal, the output capacitor should be selected in order to have a proper phase
margin and then a stable control loop. A good rule to obtain a proper dimensioning for the minimum amount of the
output capacitor is set the target system bandwidth equal to FSW/8. The following equation keep into account the
precedent consideration:
COUT,BW,min= 8.04
Fsw8∙VOUT
(47)
The maximum amount of the output capacitor is given by:
COUT,BW,MAX=0.960∙10−3
VOUT
(48)
L6983
Design of the power components
DS13116 - Rev 1
page 33/63



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com