| 数据搜索系统,热门电子元器件搜索 |
|
BLUENRG-LP 数据表(PDF) 18 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
BLUENRG-LP 数据表(HTML) 18 Page - STMicroelectronics |
|
18 / 72 page ![]() • ADC down-sampler for multi-purpose applications to improve analog performance while off-loading the CPU (ratio adjustable from 1 to 128) • A watchdog feature to inform when data is outside thresholds (available for all modes except the digital audio mode) • DMA capability • Interrupt sources with flags 1.15.1 Digital microphone MEMS interface The digital microphone MEMS interface aims to interconnect with an external digital MEMS microphone. The BlueNRG-LP can configure two GPIOs as PDM interface. The PDM_CLK provides the clock output signal, programmable in frequency, to the microphone, while the PDM_DATA receives the PDM output data from the microphone. The decimation filter and the digital control resources are used to handle the PDM data stream. 1.15.2 Analog microphone interface The analog microphone interface is dedicated to the analog microphone signal. The input audio signal is amplified with a programmable gain amplifier (PGA) from 0 dB to 30 dB, then the data stream is sampled by ADC and processed through the decimation filter. 1.15.3 Temperature sensor The temperature sensor (TS) generates a voltage that varies linearly with temperature. The temperature sensor is internally connected to the ADC input channel, which is used to convert the sensor output voltage into a digital value. To improve the accuracy of the temperature sensor measurement, each device is individually factory-calibrated by ST. The temperature sensor factory calibration data are stored by ST in the system memory area, accessible in read-only mode. 1.16 True random number generator (RNG) RNG is a random number generator based on a continuous analog noise that provides a 16-bit value to the host when read. The minimum period is 1.25 us, corresponding to 20 RNG clock cycles between two consecutive random number. 1.17 Timers and watchdog The BlueNRG-LP includes one advanced 16-bit timer, one watchdog timer and a SysTick timer. 1.17.1 Advanced control timer (TIM1) The advanced-control timer can be considered as a three-phase PWM multiplexed on six channels. The six channels have complementary PWM outputs with programmable inserted dead-times. They can also be used as general-purpose timers for: • Input capture (except channels 5 and 6) • Output compare • PWM generation (edge and center-aligned mode) • One-pulse mode output 1.17.2 Independent watchdog (IWDG) The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is clocked from the LS clock and it can operate in DEEPSTOP mode. It can also be used as a watchdog to reset the device when a problem occurs. 1.17.3 SysTick timer This timer is dedicated to real-time operating systems, but could also be used as a standard down counter. It features: • A 24-bit down counter • Autoreload capability • Maskable system interrupt generation when the counter reaches 0 BlueNRG-LP True random number generator (RNG) DS13282 - Rev 2 page 18/72 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |