数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8553DTT/A 数据表(PDF) 4 Page - NXP Semiconductors

部件名 PCF8553DTT/A
功能描述  40 횞 4 LCD segment driver
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8553DTT/A 数据表(HTML) 4 Page - NXP Semiconductors

  PCF8553DTT/A Datasheet HTML 1Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 2Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 3Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 4Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 5Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 6Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 7Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 8Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 51 page
background image
NXP Semiconductors
PCF8553
40 × 4 LCD segment driver
Input or input/output pins must always be at a defined level (VSS or VDD) unless otherwise specified.
Symbol
Pin
Type
Description
SEG34 to SEG39 1 to 6
SEG0 to SEG33
23 to 56
output
LCD segments
COM0 to COM3
7 to 10
output
LCD backplanes
Supply pins
VLCD
11
supply
LCD supply voltage
VDD
12
supply
supply voltage
VSS
14
supply
ground supply
Clock and control pins
RST
15
input
reset input, active LOW
PORE[1]
21
input
Power-On Reset (POR) enable
• connect to VDD for enabling POR
• connect to VSS (or leave open) for disabling POR
CLK
18
input/output internal oscillator output, external oscillator input
• must be left open if unused
Bus-related pins
I2C-bus
SPI-bus
interface selector input
IFS[1]
13
input
• connect to VSS (or leave open)
• connect to VDD
SDIO
16
input/output unused
serial data input/output
A0[1]
17
input
A1[1]
22
input
hardware device address selection;
• connect to VSS (or leave open) for
logic 0
• connect to VDD for logic 1
unused
SCL
19
input
serial clock input
serial clock input
SDA/CE
20
input/output serial data output
chip enable input, active LOW
Table 3. Pin description of PCF8553DTT (TSSOP56)...continued
[1]
A series resistance between VDD and the pin must not exceed 1 kΩ to ensure proper functionality, see Section 15.3.
7 Functional description
7.1 Registers of the PCF8553
The registers of the PCF8553 are arranged in bytes with 8 bit, addressed by an address
pointer. Table 4 depicts the layout.
Bits labeled as 0 must always be written with logic 0.
Address Bits
Register name
AP[4:0]
7
6
5
4
3
2
1
0
Reference
Command registers
Table 4. Registers of the PCF8553
PCF8553
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 4 — 20 April 2021
4 / 51



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com