数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8553DTT/A 数据表(PDF) 6 Page - NXP Semiconductors

部件名 PCF8553DTT/A
功能描述  40 횞 4 LCD segment driver
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

PCF8553DTT/A 数据表(HTML) 6 Page - NXP Semiconductors

Back Button PCF8553DTT/A Datasheet HTML 2Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 3Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 4Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 5Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 6Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 7Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 8Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 9Page - NXP Semiconductors PCF8553DTT/A Datasheet HTML 10Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 51 page
background image
NXP Semiconductors
PCF8553
40 × 4 LCD segment driver
7.2 Command registers of the PCF8553
7.2.1 Command: Device_ctrl
The Device_ctrl command sets the device into a defined state. It should be executed
before enabling the display (see bit DE in Table 6).
Bit
Symbol
Value
Description
7 to 4
-
0000
default value
frame frequency selection
00
ffr = 32 Hz
01[1]
ffr = 64 Hz
10
ffr = 96 Hz
3 to 2
FF[1:0]
11
ffr = 128 Hz
internal oscillator control
0[1]
enabled
1
OSC
1
disabled
clock output enable
0[1]
clock signal not available on pin CLK;
pin CLK is in 3-state
0
COE
1
clock signal available on pin CLK
Table 5. Device_ctrl - device control command register (address 01h) bit
description
[1]
Default value.
7.2.1.1 Internal oscillator and clock output
Bit OSC enables or disables the internal oscillator. When the internal oscillator is used,
bit COE allows making the clock signal available on pin CLK. If this is not intended, pin
CLK should be left open. The design ensures that the duty cycle of the clock output is
50 : 50 (% HIGH-level time : % LOW-level time).
In applications where an external clock has to be applied to the PCF8553, bit OSC must
be set logic 1 and COE logic 0. In this case pin CLK becomes an input.
In power-down mode (see Section 7.3.1)
• if pin CLK is configured as an output, there is no signal on CLK
• if pin CLK is configured as an input, the signal on CLK can be removed.
Remark: A clock signal must always be supplied to the device if the display is enabled
(see bit DE in Table 6). Removing the clock may freeze the LCD in a DC state, which is
not suitable for the liquid crystal.
7.2.2 Command: Display_ctrl_1
The Display_ctrl_1 command allows configuring the basic display set-up.
PCF8553
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2021. All rights reserved.
Product data sheet
Rev. 4 — 20 April 2021
6 / 51



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com