数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9986 数据表(PDF) 6 Page - Analog Devices

部件名 AD9986
功能描述  4T2R Direct RF Transmitter and Observation Receiver
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9986 数据表(HTML) 6 Page - Analog Devices

Back Button AD9986 Datasheet HTML 2Page - Analog Devices AD9986 Datasheet HTML 3Page - Analog Devices AD9986 Datasheet HTML 4Page - Analog Devices AD9986 Datasheet HTML 5Page - Analog Devices AD9986 Datasheet HTML 6Page - Analog Devices AD9986 Datasheet HTML 7Page - Analog Devices AD9986 Datasheet HTML 8Page - Analog Devices AD9986 Datasheet HTML 9Page - Analog Devices AD9986 Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 37 page
background image
Data Sheet
AD9986
SPECIFICATIONS
analog.com
Rev. 0 | 6 of 37
ADC DC SPECIFICATIONS
ADC setup in 6 GSPS, full bandwidth mode (all digital downconverters bypassed). For the minimum and maximum values, TJ = −40°C to
+120°C, and for the typical values, TA = 25°C, which corresponds to TJ = 80°C, unless otherwise noted.
Table 4. ADC DC Specifications
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
ADC RESOLUTION
12
Bit
ADC ACCURACY
No Missing Codes
Guaranteed
Offset Error
0.04
%FSR
Offset Matching
0.03
%FSR
Gain Error
1.5
%FSR
Gain Matching
0.6
%FSR
DNL
0.32
LSB
INL
1.38
LSB
ADC ANALOG INPUTS
ADCxP and ADCxN
Differential Input Voltage
1.475
V p-p
Full-Scale Sine Wave Input Power
Input power level resulting in 0 dBFS tone level on fast Fourier
transform (FFT)
3.9
dBm
Common-Mode Input Voltage (VCMIN)
AC-coupled, equal to voltage at VCMx for ADCx input
1
V
Differential Input Resistance
100
Differential Input Capacitance
0.4
pF
Return Loss
2.7 GHz
−4.3
dB
2.7 GHz to 3.8 GHz
−3.6
dB
3.8 GHz to 5.4 GHz
−2.9
dB
CLOCK INPUT AND PHASE-LOCKED LOOP (PLL) FREQUENCY SPECIFICATIONS
For the minimum and maximum values, TJ = −40°C to +120°C and ±5% of nominal supply, unless otherwise noted.
Table 5.
Parameter
Test Conditions/Comments
Min
Typ
Max
Unit
CLOCK INPUTS (CLKINP, CLKINN) FREQUENCY RANGES
25
12000
MHz
PHASE FREQUENCY DETECTOR (PFD) INPUT FREQUENCY RANGES
25
750
MHz
FREQUENCY RANGES ACCORDING TO CLOCK PATH CONFIGURATION
Direct Clock (PLL Off)
29001
12000
MHz
PLL Reference Clock (PLL On)
M divider set to divide by 1
25
750
MHz
M divider set to divide by 2
50
1500
MHz
M divider set to divide by 3
75
2250
MHz
M divider set to divide by 4
100
3000
MHz
PLL VOLTAGE CONTROLLED OSCILLATOR (VCO) FREQUENCY RANGES
VCO Output
Divide by 1
D divider set to divide by 1
5.8
12
GHz
Divide by 2
D divider set to divide by 2
2.9
6
GHz
Divide by 3
D divider set to divide by 3
1.93333
4
GHz
Divide by 4
D divider set to divide by 4
1.45
3
GHz



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com