AD9986 datasheet(20/37 Pages) AD

20 / 37 page

Data Sheet

AD9986

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

analog.com

Rev. 0 | 20 of 37

Table 20. Pin Function Descriptions

Pin No.

Mnemonic

Type

Description

ANALOG INPUTS

A10, A9

ADC0P, ADC0N

Input

ADC0 Differential Inputs with Internal 100 Ω Differential

Resistor. Leave these pins floating if unused.

V10, V9

ADC1P, ADC1N

Input

ADC1 Differential Inputs with Internal 100 Ω Differential

Resistor. Leave these pins floating if unused.

VCO_FINE

Input

On-Chip Device Clock Multiplier and PLL Fine Loop Filter

Input. If the PLL is not in use, leave this pin floating and

disable the PLL via the control registers.

VCO_COARSE

Input

On-Chip Device Clock Multiplier and PLL Coarse Loop Filter

Input. If the PLL is not in use, leave this pin floating and

disable the PLL via the control registers.

VCO_VCM

Input

On-Chip Device Clock Multiplier and VCO Common-Mode

Input. If the PLL is not in use, leave this pin floating and

disable the PLL via the control registers.

N9, N10

TDP, TDN

Input

Anode and Cathode of Temperature Diodes. This feature is not

supported. Tie TDP and TDN to GND.

J1, K1

CLKINP, CLKINN

Input

Differential Clock Inputs with Nominal 100 Ω Termination.

Self bias input requiring ac coupling. When the on-chip clock

multiplier PLL is enabled, this input is the reference clock

input. If the PLL is disabled, an RF clock equal to the DAC

output sample rate is required.

CMOS INPUTS AND OUTPUTS1

G13

CSB

Input

Serial Port Enable Input. Active low.

H13

SCLK

Input

Serial Plot Clock Input.

F13

SDIO

Input/output

Serial Port Bidirectional Data Input/Output.

J13

SDO

Output

Serial Port Data Output.

C12

RESETB

Input

Active Low Reset Input. RESETB places digital logic and

SPI registers in a known default state. RESETB must be

connected to a digital IC that is capable of issuing a reset

signal for the first step in the device initialization process.

E13, D13

RXEN0, RXEN1

Input

Active High ADC and Receive Datapath Enable Inputs.

RXENx is also SPI configurable.

P13, R13

TXEN0, TXEN1

Input

Active High DAC and Transmit Datapath Enable Inputs.

TXENx is also SPI configurable.

D12, D11

ADC0_SMON0,

ADC0_SMON1

Output

ADC0 Signal Monitoring Outputs by Default. Do not connect if

unused.

E12, E11

ADC0_FD0, ADC0_FD1

Output

ADC0 Fast Detect Outputs by Default. Do not connect if

unused.

F12, F11

ADC1_SMON0,

ADC1_SMON1

Output

ADC1 Signal Monitoring Outputs by Default. Do not connect if

unused.

G12, G11

ADC1_FD0, ADC1_FD1

Output

ADC1 Fast Detect Outputs by Default. Do not connect if

unused.

P12, R12

IRQB_0, IRQB_1

Output

Interrupt Request 0 and 1 Outputs. These pins are an

open-drain, active low output (CMOS levels with respect to

DVDD1P8). Connect > 5 kΩ pull-up resistor to DVDD1P8 to

prevent these pins from floating when unused.

M11, M12, N11, N12, P11, R11

GPIO0 to GPIO5

Input/output

General-Purpose Input or Output Pins. These pins control

auxiliary functions related to the transmitter datapaths.

K13, L13, M13, N13, T12

GPIO6 to GPIO10

Input/output

General-Purpose Input or Output Pins. These pins control

auxiliary functions related to the receiver datapaths and ADCs.

AD9986 数据表(PDF) 20 Page - Analog Devices

AD9986 数据表(HTML) 20 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

数据表下载

链接网址

AD9986 数据表(PDF) 20 Page - Analog Devices

AD9986 数据表(HTML) 20 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37

数据表 下载

链接网址

数据表下载