ADIN1100BCPZ-R7 datasheet(22/78 Pages) AD

22 / 78 page

Data Sheet

ADIN1100

THEORY OF OPERATION

analog.com

Rev. 0 | 22 of 78

LINK STATUS PIN

Overview

The link status pin (LINK_ST/PHYAD_2) is asserted high when the

link status bit (AN_LINK_STATUS) is asserted and indicates that

the link between the ADIN1100 and its link partner is active.

The LINK_ST/PHYAD_2 pin has a weak internal pull-down resis-

tor. The pin is also used as a hardware configuration pin signal

(PHYAD_2) during power-up, hardware reset, or software reset.

Typical Use

The link status pin can be used to connect an external LED or

can be connected to a host microcontroller GPIO (configured as a

pulse-width modulated input or hardware interrupt).

By default, the LINK_ST signal is active high and can be config-

ured as either active high or low using the link status polarity bit

(DGIO_LINK_ST_POLARITY). See the Pin Mux Configuration 1

The link status pin is not intended to source current. Use the circuit

recommendation in the Transistor Controlled LED section as a

reference to interface an LED on this pin. If the link status pin is

directly connected to a host controller, it is recommended to place

a low value resistance in series between the ADIN1100 link status

pin and the host controller to avoid any potential current surge. The

resistor value must be defined based on host controller capabilities.

POWER-DOWN MODES

The ADIN1100 supports two power-down modes.

►

Hardware power-down

►

Software power-down

Hardware power-down achieves the lowest power consumption. In

this mode, the ADIN1100 is fully turned off and the internal registers

are not accessible.

Hardware Power-Down Mode

The hardware power-down mode can be used when no operation

is required on the ADIN1100 and the power consumption needs to

be minimized. The device enters hardware power-down mode when

the RESET pin is asserted and held low. In this mode, all analog

and digital circuits are disabled, the clocks are gated off, and all

the I/O pins are held in tristate mode. In this mode, the ADIN1100

power consumption is equivalent to the internal circuit leakage. The

internal registers are not accessible in this mode.

Software Power-Down Mode

The software power-down mode can be used to configure the

ADIN1100 registers before bringing a link up. In this mode, the

analog and digital circuits are in a low power state, and the PLL

is active and can provide output clocks if configured to do so. Any

signals exposed to the MDI pins (TXP, TXN, RXP, RXN) are ignored

and any active link is dropped. The MAC interface output pins are

asserted low and internal registers are accessible using the MDIO

interface.

The device can be configured to automatically enter software

power-down mode after power-up, hardware reset, or software

reset using the SWPD_EN hardware configuration pin signal. The

ADIN1100 can also be instructed to enter software power-down

mode by setting the software power-down bit (CRSM_SFT_PD).

The software power-down status bit (CRSM_SFT_PD_RDY) indi-

cates that the device is in software power-down mode.

The ADIN1100 exits software power-down mode when the

CRSM_SFT_PD bit is cleared. After exiting software power-down

and if autonegotiation is completed, the device attempts to bring a

link up.

ADIN1100BCPZ-R7 数据表(PDF) 22 Page - Analog Devices

ADIN1100BCPZ-R7 数据表(HTML) 22 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

数据表下载