数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ADR4520ARZ-R7 数据表(PDF) 10 Page - Analog Devices

部件名 ADR4520ARZ-R7
功能描述  Ultralow Noise, High Accuracy Voltage References
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADR4520ARZ-R7 数据表(HTML) 10 Page - Analog Devices

Back Button ADR4520ARZ-R7 Datasheet HTML 6Page - Analog Devices ADR4520ARZ-R7 Datasheet HTML 7Page - Analog Devices ADR4520ARZ-R7 Datasheet HTML 8Page - Analog Devices ADR4520ARZ-R7 Datasheet HTML 9Page - Analog Devices ADR4520ARZ-R7 Datasheet HTML 10Page - Analog Devices ADR4520ARZ-R7 Datasheet HTML 11Page - Analog Devices ADR4520ARZ-R7 Datasheet HTML 12Page - Analog Devices ADR4520ARZ-R7 Datasheet HTML 13Page - Analog Devices ADR4520ARZ-R7 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 40 page
background image
ADR4520/ADR4525/ADR4530/ADR4533/ADR4540/ADR4550
Data Sheet
Rev. D | Page 10 of 40
ABSOLUTE MAXIMUM RATINGS
TA = 25°C, unless otherwise noted.
Table 9.
Parameter
Rating
Supply Voltage
16 V
Operating Temperature Range
−40°C to +125°C
ADR4525, ADR4540, ADR4550
C and D Grade Only
0°C to 70°C
Storage Temperature Range
−65°C to +150°C
Junction Temperature Range
−65°C to +150°C
Electrostatic Discharge (ESD) Human
Body Model (HBM)
6 kV
Moisture Sensitivity Level Rating
MSL-1
Stresses at or above those listed under Absolute Maximum
Ratings may cause permanent damage to the product. This is a
stress rating only; functional operation of the product at these
or any other conditions above those indicated in the
operational section of this specification is not implied.
Operation beyond the maximum operating conditions for
extended periods may affect product reliability.
THERMAL RESISTANCE
Thermal performance is directly linked to printed circuit board
(PCB) design and operating environment. Close attention to
PCB thermal design is required.
Table 10. Thermal Resistance
Package Type
θJA
θJC1
Unit
8-Lead SOIC2
1-Layer JEDEC Board
N/A3
63
°C/W
2-Layer JEDEC Board
120
N/A3
°C/W
8- Lead LCC
120
N/A3
°C/W
1
For the θJC test, 100 μm thermal interface material (TIM) is used. TIM is
assumed to have 3.6 W/mK.
2
Thermal impedance simulated values are based on a JEDEC thermal test
board. See JEDEC JESD51.
3
N/A means not applicable.
ESD CAUTION



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com