| 数据搜索系统,热门电子元器件搜索 |
|
AM6412...ALV 数据表(PDF) 129 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
AM6412...ALV 数据表(HTML) 129 Page - Texas Instruments |
|
129 / 244 page ![]() 7.10.4.2 Output Clocks The device provides several system clock outputs. Summary of these output clocks are as follows: • MCU_SYSCLKOUT0 – MCU_SYSCLKOUT0 is the MCU Domain system clock (MCU_SYSCK0) divided-by-4. This clock output is provided for test and debug purposes only. • MCU_OBSCLK0 – Observation clock output for test and debug purposes only. • SYSCLKOUT0 – SYSCLKOUT0 is the Main domain system clock (MAIN_SYSCLK0) divided-by-4. This clock output is provided for test and debug purposes only. • CLKOUT0 – CLKOUT0 is the Ethernet Subsytem clock (MAIN_PLL0_HSDIV4_CLKOUT) divided-by-5 or divided- by-10. This clock output was provided to source to the external PHY. When configured to operate as the RMII Clock source (50 MHz), it must also routed back to the RMII_REF_CLK pin for proper device operation. • OBSCLK0 – Observation clock output for test and debug purposes only. • GPMC_FCLK_MUX – GPMC_FCLK_MUX is the GPMC0 functional clock (GPMC_FCLK). This clock is provided as an alternative GPMC interface clock when attached devices require a continuous running clock. For more information, see Clock Outputs section in Clocking chapter and GPMC Clock Configuration section in Peripherals chapter in the device TRM. 7.10.4.3 PLLs Power is supplied to the Phase-Locked Loop circuits (PLLs) by internal regulators that derive their power from off-chip power-sources. There is one PLL in the MCU domain: • MCU0_PLL There are six PLLs in the MAIN domain: • ARM0_PLL • MAIN_PLL • PER0_PLL • PER1_PLL • DDR PLL • R5F PLL Note For more information, see: • Device Configuration / Clocking / PLLs section in the device TRM. • Programmable Real-Time Unit Subsystem and Industrial Communication Subsystem - Gigabit (PRU_ICSSG) section in the device TRM. Note The input reference clock (MCU_OSC0_XI / MCU_OSC0_XO) is specified and the lock time is ensured by the PLL controller, as documented in the Device Configuration chapter in the device TRM. www.ti.com AM6442, AM6441, AM6421, AM6412, AM6411 SPRSP56D – JANUARY 2021 – REVISED JULY 2022 Copyright © 2022 Texas Instruments Incorporated Submit Document Feedback 129 Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |