AM6412...ALV datasheet(219/244 Pages) TI

219 / 244 page

QEPA and QEPB outputs varies proportionally with the velocity of the motor. For example, a 2000-line encoder

directly coupled to a motor running at 5000 revolutions per minute (rpm) results in a frequency of 166.6 KHz, so

by measuring the frequency of either the QEPA or QEPB output, the processor can determine the velocity of the

motor.

For more information, see Enhanced Quadrature Encoder Pulse (EQEP) Module section in Peripherals chapter

in the device TRM.

8.4.2.10 GPMC

The GPMC module supports the following features:

• Data path to external memory device can be 32, 16 or 8 bits wide

• Support for the following memory types:

– Asynchronous or synchronous 8-bit memory or device (non-burst device)

– Asynchronous or synchronous 16-bit memory or device

– Asynchronous or synchronous 32-bit memory or device

– 16-bit non-multiplexed NOR Flash device

– 16-bit address and 32-bit address and data multiplexed NOR Flash device

– 8-bit and 16-bit NAND flash device

– 16-bit and 32bit pSRAM device

• Supports Error Code detection using BCH code (t=4, 8 or 16) or Hamming code for 8-bit or 16-bit NAND-

flash, organized with page size of 512 Byte, 1Kbytes, or more. • Supports 1 GByte maximum addressing

capability, which can be divided into 8 independent chip-select with programmable bank size and base

address on 16 MByte, 32 MByte, 64 MByte, or 128 MByte boundary.

• Fully-pipelined operation for optimal memory bandwidth usage

• Supports external device clock frequency of /1, /2, /3, and /4 divide of interface clock

• Supports programmable auto-clock gating when there is no access

• Supports MIdlereq/SIdleAck protocol

• Supports the following interface protocols when communicating with external memory or external devices:

– Asynchronous read/write access

– Asynchronous read page access (4-8-16 Word16), 4-8-16 Word32

– Synchronous read/write access

– Synchronous read burst access without wrap capability (4-8-16-32 Word16, 4-8-16 Word32)

– Synchronous read burst access with wrap capability (4-8-16-32 Word16, 4-8-16 Word32)

• Address and data multiplexed access

• Each chip-select has independent and programmable control signal timing parameters for Setup and Hold

time. Parameters are set according to the memory device timing parameters, with one interface clock cycle

timing granularity.

• Flexible internal access time control (wait state) and flexible handshake mode using external WAIT pin

• Supports bus keeping

• Supports bus turn around

• Pre-fetch and write posting engine associated with system DMA, to get full performance from NAND device,

and with minimum impact on NOR/SRAM concurrent access monitoring (up to 4 WAIT pins)

For more information, see General-Purpose Memory Controller (GPMC) section in Peripherals chapter in the

device TRM.

8.4.2.11 I2C

The Inter-IC Bus (I2C) interface is implemented using the mshsi2c module. This peripheral implements the

multi-master I2C bus, which allows serial transfer of 8-bit data to and from other I2C master and slave devices,

through a two-wire interface.

The I2C module supports the following main features:

• Compliant with Philips I2C specification version 2.1

• Supported Speeds:

– standard mode (up to 100K bits/s)

– fast mode (up to 400K bits/s)

www.ti.com

AM6442, AM6441, AM6421, AM6412, AM6411

SPRSP56D – JANUARY 2021 – REVISED JULY 2022

Submit Document Feedback

219

Product Folder Links: AM6442 AM6441 AM6421 AM6412 AM6411

AM6412...ALV 数据表(PDF) 219 Page - Texas Instruments

AM6412...ALV 数据表(HTML) 219 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载