SM8521 datasheet(47/56 Pages) SHARP

47 / 56 page

SM8521

- 47 -

UNIVERSAL ASYNCHRONOUS RECEIVER

AND TRANSMITTER (UART) INTERFACE

SM8521 supports 1-channel universal asynchronous

receiver and transmitter interface (UART) .

The UART interrupt has the following features.

• Transmitter and receiver are independent each

other, full duplex communication possible.

• Receiver is consisted of duplex buffer, able to

receive data continuously.

• The dedicated register for baud rate generator is

built-in.

• It is possible to choose transfer format as

following.

• Stop bit : 1-bit/2-bit

• Parity bit : even parity/odd parity/no parity

• Receive error can be detected.

• Frame error

• Parity error

• Overrun error

NOTE :

UART baud rate is fixed at [Timer 0 output/32]. Regarding

Timer 0, refer to "8-Bit Timer Register TM0C".

Data bus

Receiver data

Transmit data

Control register

URTC

: A control register mapped by register file

Receive data

shift register

Status register

URTS

Interrupt request signal

to bit IR03 (bit 3 : IR0)

Divider

Timer 0 output

(Divided by 16)

TXD

P70/RXD

Fig. 25

UART Block Diagram

SM8521 数据表(PDF) 47 Page - Sharp Corporation

SM8521 数据表(HTML) 47 Page - Sharp Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56

数据表下载