STA335BWSQS datasheet(21/70 Pages) STMICROELECTRONICS

21 / 70 page

STA335BWSQS

I2C bus specification

21/70

5.3

Write operation

Following the START condition the master sends a device select code with the RW bit set

to 0. The STA335BWSQS acknowledges this and the writes for the byte of internal address.

After receiving the internal byte address the STA335BWSQS again responds with an

acknowledgement.

5.3.1

Byte write

In the byte write mode the master sends one data byte, this is acknowledged by the

STA335BWSQS. The master then terminates the transfer by generating a STOP condition.

5.3.2

Multi-byte write

The multi-byte write modes can start from any internal address. The master generating a

STOP condition terminates the transfer.

5.4

Read operation

5.4.1

Current address byte read

Following the START condition the master sends a device select code with the RW bit set

to 1. The STA335BWSQS acknowledges this and then responds by sending one byte of

data. The master then terminates the transfer by generating a STOP condition.

5.4.2

Current address multi-byte read

The multi-byte read modes can start from any internal address. Sequential data bytes are

read from sequential addresses within the STA335BWSQS. The master acknowledges each

data byte read and then generates a STOP condition terminating the transfer.

5.4.3

Random address byte read

Following the START condition the master sends a device select code with the RW bit set

to 0. The STA335BWSQS acknowledges this and then the master writes the internal

address byte. After receiving, the internal byte address the STA335BWSQS again responds

with an acknowledgement. The master then initiates another START condition and sends

the device select code with the RW bit set to 1. The STA335BWSQS acknowledges this and

then responds by sending one byte of data. The master then terminates the transfer by

generating a STOP condition.

5.4.4

Random address multi-byte read

The multi-byte read modes could start from any internal address. Sequential data bytes are

read from sequential addresses within the STA335BWSQS. The master acknowledges each

data byte read and then generates a STOP condition terminating the transfer.

STA335BWSQS 数据表(PDF) 21 Page - STMicroelectronics

STA335BWSQS 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表下载

链接网址

STA335BWSQS 数据表(PDF) 21 Page - STMicroelectronics

STA335BWSQS 数据表(HTML) 21 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70

数据表 下载

链接网址

数据表下载