数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TDA4AL...ALZQ1 数据表(PDF) 160 Page - Texas Instruments

部件名 TDA4AL...ALZQ1
功能描述  TDA4VE TDA4AL TDA4VL Jacinto™ Processors, Silicon Revision 1.0
PDF  251 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TI [Texas Instruments]
网页  http://www.ti.com
标志 TI - Texas Instruments

TDA4AL...ALZQ1 数据表(HTML) 160 Page - Texas Instruments

Back Button TDA4AL...ALZQ1 Datasheet HTML 156Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 157Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 158Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 159Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 160Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 161Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 162Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 163Page - Texas Instruments TDA4AL...ALZQ1 Datasheet HTML 164Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 160 / 251 page
background image
7.10.5.6.1 Timing Requirements for eCAP
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
CAP1
tw(cap)
Pulse duration, CAP (asynchronous)
2 + 2P(1)
ns
(1)
P = sysclk
CAP
CAP1
EPERIPHERALS_TIMNG_01
Figure 7-44. eCAP Input Timings
7.10.5.6.2 Switching Characteristics for eCAP
NO.
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
CAP2
tw(apwm)
Pulse duration, APWM
–2 + 2P(1)
ns
(1)
P = sysclk
APWM
CAP2
EPERIPHERALS_TIMNG_02
Figure 7-45. eCAP Output Timings
For more information, see Enhanced Capture (ECAP) Module section in Peripherals chapter in the device TRM.
7.10.5.7 EPWM
The supported features by the device EPWM are:
• Dedicated 16-bit time-base counter with period and frequency control
• Two independent PWM outputs which can be used in different configurations (with single-edge operation,
with dual-edge symmetric operation or one independent PWM output with dual-edge asymmetric operation)
• Asynchronous override control of PWM signals during fault conditions
• Programmable phase-control support for lag or lead operation relative to other EPWM modules
• Dead-band generation with independent rising and falling edge delay control
• Programmable trip zone allocation of both latched and un-latched fault conditions
• Events enabling to trigger both CPU interrupts and start of ADC conversions
Table 7-36 represents EPWM timing conditions.
Table 7-36. EPWM Timing Conditions
PARAMETER
DESCRIPTION
MIN
MAX
UNIT
INPUT CONDITIONS
SRI
Input slew rate
1
4
V/ns
OUTPUT CONDITIONS
CL
Output load capacitance
2
7
pF
Section 7.10.5.7.2, Section 7.10.5.7.1 and present timing and switching characteristics for eHRPWM (see Figure
7-47, Figure 7-48, Figure 7-49, and Figure 7-46).
TDA4VE-Q1, TDA4AL-Q1, TDA4VL-Q1
SPRSP62 – DECEMBER 2022
www.ti.com
160
Submit Document Feedback
Copyright © 2023 Texas Instruments Incorporated
Product Folder Links: TDA4VE-Q1 TDA4AL-Q1 TDA4VL-Q1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com