| 数据搜索系统,热门电子元器件搜索 |
|
KSZ9563RNXC 数据表(PDF) 158 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
KSZ9563RNXC 数据表(HTML) 158 Page - Microchip Technology |
|
158 / 226 page ![]() KSZ9563R DS00002419D-page 158 2017-2018 Microchip Technology Inc. 5.2.4.12 Port Queue 0 Egress Limit Control Register 5.2.4.13 Port Queue 1 Egress Limit Control Register 5.2.4.14 Port Queue 2 Egress Limit Control Register Address: 0xN420 Port N: 1-3 Size: 8 bits Bits Description Type Default 7 RESERVED RO 0b 6:0 Egress Data Rate Limit for Queue 0 Frames When egress rate limiting is configured to “port-based” via bit 3 of the Switch MAC Control 5 Register, only this register is used for setting. The Port Queue 1-3 Egress Limit Control Registers are used only for queue-based rate limiting. Note that the update will not take effect until the Port Queue 3 Egress Limit Control Register is written. R/W 0x00 Address: 0xN421 Port N: 1-3 Size: 8 bits Bits Description Type Default 7 RESERVED RO 0b 6:0 Egress Data Rate Limit for Queue 1 Frames Note that the update will not take effect until the Port Queue 3 Egress Limit Control Register is written. R/W 0x00 Address: 0xN422 Port N: 1-3 Size: 8 bits Bits Description Type Default 7 RESERVED RO 0b 6:0 Egress Data Rate Limit for Queue 2 Frames Note that the update will not take effect until the Port Queue 3 Egress Limit Control Register is written. R/W 0x00 |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |