数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STRT71XF 数据表(PDF) 64 Page - STMicroelectronics

部件名 STRT71XF
功能描述  ARM7TDMI??32-bit MCU with Flash, USB, CAN 5 timers, ADC, 10 communications interfaces
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STRT71XF 数据表(HTML) 64 Page - STMicroelectronics

Back Button STRT71XF Datasheet HTML 60Page - STMicroelectronics STRT71XF Datasheet HTML 61Page - STMicroelectronics STRT71XF Datasheet HTML 62Page - STMicroelectronics STRT71XF Datasheet HTML 63Page - STMicroelectronics STRT71XF Datasheet HTML 64Page - STMicroelectronics STRT71XF Datasheet HTML 65Page - STMicroelectronics STRT71XF Datasheet HTML 66Page - STMicroelectronics STRT71XF Datasheet HTML 67Page - STMicroelectronics STRT71XF Datasheet HTML 68Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 74 page
background image
Electrical parameters
STR71xF
64/74
Figure 34. ADC Accuracy Characteristics
Analog Power Supply and Reference Pins
The AVDD and AVSS pins are the analog power supply of the A/D converter cell. They act as
the high and low reference voltages for the conversion.
Separation of the digital and analog power pins allow board designers to improve A/D
performance. Conversion accuracy can be impacted by voltage drops and noise in the event
of heavily loaded or badly decoupled power supply lines (see: General PCB Design
Guidelines).
General PCB Design Guidelines
To obtain best results, some general design and layout rules should be followed when
designing the application PCB to shield the noise-sensitive, analog physical interface from
noise-generating CMOS logic signals.
Use separate digital and analog planes. The analog ground plane should be connected
to the digital ground plane via a single point on the PCB.
Filter power to the analog power planes. It is recommended to connect capacitors, with
good high frequency characteristics, between the power and ground lines, placing
1LSBIDEAL
1LSB
IDEAL
AVDD
AVSS
4095
------------------------------------------------
=
VAIN (LSBIDEAL)
(1) Example of an actual transfer curve
(2) The ideal transfer curve
(3) End point correlation line
ED=Differential Linearity Error: maximum deviation between actual steps and the
ideal one.
EL=Integral Linearity Error: maximum deviation between any actual transition and
the end point correlation line.
4095
4094
4093
5
4
3
2
1
0
123
4093 4094 4095
(1)
(2)
ED
EL
(3)
AVDD
AVSS
ADC_DATA(0V)
ADC_DATA(2.5V)
VCM
3100 3101 3102 3103
Out of range
1633



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com