数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

STRT71XF 数据表(PDF) 19 Page - STMicroelectronics

部件名 STRT71XF
功能描述  ARM7TDMI??32-bit MCU with Flash, USB, CAN 5 timers, ADC, 10 communications interfaces
PDF  74 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

STRT71XF 数据表(HTML) 19 Page - STMicroelectronics

Back Button STRT71XF Datasheet HTML 15Page - STMicroelectronics STRT71XF Datasheet HTML 16Page - STMicroelectronics STRT71XF Datasheet HTML 17Page - STMicroelectronics STRT71XF Datasheet HTML 18Page - STMicroelectronics STRT71XF Datasheet HTML 19Page - STMicroelectronics STRT71XF Datasheet HTML 20Page - STMicroelectronics STRT71XF Datasheet HTML 21Page - STMicroelectronics STRT71XF Datasheet HTML 22Page - STMicroelectronics STRT71XF Datasheet HTML 23Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 19 / 74 page
background image
STR71xF
Introduction
19/74
1.
The Reset configuration of the I/O Ports is IPUPD (input pull-up/pull down). Refer to Table 7 on page 28.
The Port bit configuration at reset is PC0=1, PC1=1, PC2=0. The port data register bit (PD) value depends
on the pu/pd column which specifies whether the pull-up or pull-down is enabled at reset
2.
In reset state, these pins configured as Input PU/PD with weak pull-up enabled. They must be configured
by software as Alternate Function (see Table 7: Port Bit Configuration Table on page 28) to be used by the
External Memory Interface.
3.
In reset state, these pins configured as Input PU/PD with weak pull-down enabled to output Address
0x0000 0000 using the External Memory Interface. To access memory banks greater than 1Mbyte, they
need to be configured by software as Alternate Function (see Table 7: Port Bit Configuration Table on
page 28).
4.
V33IO-PLL and V33 are internally connected. VSSIO-PLL and VSS are internally connected.
5.
During the reset phase, these pins are in input pull-up state. When reset is released, they are configured as
Output Push-Pull.
6.
During the reset phase, these pins are in input pull-up state. When reset is released, they are configured as
Hi-Z.
7.
During the reset phase, these pins are in input pull-down state. When reset is released, they are configured
as Output Push-Pull.
8.
During the reset phase, and after reset is released, this pin is in Output Push-Pull state.
143
C4
P0.8/U0.RX/
U0.TX
I/O pd
CT X4mA T
Port 0.8
UART0:
Receive Data
input
UART0: Transmit
data output.
Note: This pin may be used for single wire UART
(half duplex) if programmed as Alternate Function
Output. The pin will be tri-stated except when
UART transmission is in progress
144
B3
P0.9/U0.TX/
BOOT.0
I/O pd
CT
4mA
X
X
Port 0.9
Select Boot
Configuration
input
UART0: Transmit
data output
Table 3.
STR710 Pin Description
Pin n°
Pin Name
Input
Output
Main
function
(after
reset)
Alternate function



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com