数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IMX8MPCEC 数据表(PDF) 2 Page - NXP Semiconductors

部件名 IMX8MPCEC
功能描述  i.MX 8M Plus Applications Processor Datasheet for Consumer Products
PDF  111 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  NXP [NXP Semiconductors]
网页  http://www.nxp.com
标志 NXP - NXP Semiconductors

IMX8MPCEC 数据表(HTML) 2 Page - NXP Semiconductors

  IMX8MPCEC Datasheet HTML 1Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 2Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 3Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 4Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 5Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 6Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 7Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 8Page - NXP Semiconductors IMX8MPCEC Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 111 page
background image
i.MX 8M Plus Applications Processor Datasheet for Consumer Products, Rev. 0, 03/2021
2
NXP Semiconductors
i.MX 8M Plus introduction
The i.MX 8M Plus is very versatile presenting multiple displays and high-speed interfaces as well as mul-
tiple memory interfaces.
It is built to meet the needs for Smart Home, Building, City and Industry 4.0 applications.
Table 1. Features (Sheet 1 of 4)
Subsystem
Features
Cortex®-A53 MPCore platform
Quad Cortex®-A53 processors operation up to 1.8 GHz
• 32 KB L1 Instruction Cache
• 32 KB L1 Data Cache
• Media Processing Engine (MPE) with Arm® NEONTM technology supporting the
Advanced Single Instruction Multiple Data architecture
• Floating Point Unit (FPU) with support of the Arm® VFPv4-D16 architecture
Support of 64-bit Arm® v8-A architecture
512 KB unified L2 cache
Cortex®-M7 core platform
• Microcontroller available for customer application
• Real-time processing
•Cortex®-A53 complex off loading
• Low power operation
Cortex®-M7 CPU operating up to 800 MHz
• 32 KB L1 Instruction Cache
• 32 KB L1 Data Cache
• 256 KB tightly coupled memory (TCM)
Image Sensor Processor (ISP)
375 Mpixel/s HDR ISP supporting configurations, such as 12MP@30fps, 4kp45, or
2x 1080p80
External memory interface
32-bit DRAM interfaces:
• LPDDR4-4000
• DDR4-3200
• Inline ECC on the DDR bus
8-bit NAND-Flash, including support for Raw MLC/SLC devices, BCH ECC up to
62-bit, and ONFi3.2 compliance (clock rates up to 100 MHz and data rates up to 200
MB/sec)
eMMC 5.1 Flash (2 interfaces: uSDHC1 and uSDHC3)
SPI NOR Flash (3 interfaces)
FlexSPI Flash with support for XIP (for Cortex®-M7 in low-power mode) and support
for either one Octal SPI, or parallel read mode of two identical Quad SPI FLASH
devices. It also supports both Serial NOR and Serial NAND flash using the FlexSPI.
On-chip memory
Boot ROM (256 KB)
On-chip RAM (868 KB):
• OCRAM_A: 256 KB inside AUDIOMIX
• OCRAM: 576 KB inside SUPERMIX
• OCRAM_S: 36 KB inside SUPERMIX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com