STM32G0C1NET6XTR datasheet(22/159 Pages) STMICROELECTRONICS

22 / 159 page

Functional overview

STM32G0C1xC/xE

22/159

DS13564 Rev 4

3.9

Clocks and startup

The clock controller distributes the clocks coming from different oscillators to the core and

the peripherals. It also manages clock gating for low-power modes and ensures clock

robustness. It features:

•

Clock prescaler: to get the best trade-off between speed and current consumption,

the clock frequency to the CPU and peripherals can be adjusted by a programmable

prescaler

•

Safe clock switching: clock sources can be changed safely on the fly in run mode

through a configuration register.

•

Clock management: to reduce power consumption, the clock controller can stop the

clock to the core, individual peripherals or memory.

•

System clock source: three different sources can deliver SYSCLK system clock:

–

4-48 MHz high-speed oscillator with external crystal or ceramic resonator (HSE). It

can supply clock to system PLL. The HSE can also be configured in bypass mode

for an external clock.

–

16 MHz high-speed internal RC oscillator (HSI16), trimmable by software. It can

supply clock to system PLL.

–

System PLL with maximum output frequency of 64 MHz. It can be fed with HSE or

HSI16 clocks.

•

Auxiliary clock source: two ultra-low-power clock sources for the real-time clock

(RTC):

–

32.768 kHz low-speed oscillator with external crystal (LSE), supporting four drive

capability modes. The LSE can also be configured in bypass mode for using an

external clock.

–

32 kHz low-speed internal RC oscillator (LSI) with ±5% accuracy, also used to

clock an independent watchdog.

•

USB clock source:

–

HSI 48 MHz in association with CRS can provide a dedicated clock to USB FS

allowing the peripheral to operate as device without requiring an external

resonator

•

Peripheral clock sources: several peripherals (RNG, I2S, USARTs, I2Cs, LPTIMs,

ADC, USB FS) have their own clock independent of the system clock.

•

Clock security system (CSS): in the event of HSE clock failure, the system clock is

automatically switched to HSI16 and, if enabled, a software interrupt is generated. LSE

clock failure can also be detected and generate an interrupt. The CCS feature can be

enabled by software.

•

Clock output:

–

MCO (microcontroller clock output) provides one of the internal clocks for

external use by the application

–

LSCO (low speed clock output) provides LSI or LSE in all low-power modes

(except in VBAT operation).

Several prescalers allow the application to configure AHB and APB domain clock

frequencies, 64 MHz at maximum.

STM32G0C1NET6XTR 数据表(PDF) 22 Page - STMicroelectronics

STM32G0C1NET6XTR 数据表(HTML) 22 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载