STM32G0C1NET3X datasheet(69/159 Pages) STMICROELECTRONICS

69 / 159 page

DS13564 Rev 4

69/159

STM32G0C1xC/xE

Electrical characteristics

124

5.3.2

Operating conditions at power-up / power-down

The parameters given in Table 25 are derived from tests performed under the ambient

temperature condition summarized in Table 24.

5.3.3

Embedded reset and power control block characteristics

The parameters given in Table 26 are derived from tests performed under the ambient

temperature conditions summarized in Table 24: General operating conditions.

VDDA

Analog supply voltage

For ADC and COMP

operation

1.62

3.6

For DAC operation

1.8

3.6

For VREFBUF operation

2.4

3.6

VBAT

Backup operating voltage

1.55

3.6

VIN

I/O input voltage

All except TT_xx and FT_c

-0.3

Min(VDD + 3.6, 5.5)(2)

TT_xx

-0.3

VDD + 0.3

FT_c

-0.3

5.0(2)

Ambient temperature(3)

Suffix 6(4)

-40

°C

Suffix 7(4)

-40

105

Suffix 3(4)

-40

125

Junction temperature

Suffix 6(4)

-40

105

°C

Suffix 7(4)

-40

125

Suffix 3(4)

-40

130

1. When RESET is released functionality is guaranteed down to VPDR min.

2. For operation with voltage higher than VDD +0.3 V, the internal pull-up and pull-down resistors must be disabled.

3. The TA(max) applies to PD(max). At PD < PD(max) the ambient temperature is allowed to go higher than TA(max) provided

that the junction temperature TJ does not exceed TJ(max). Refer to Section 6.11: Thermal characteristics.

4. Temperature range digit in the order code. See Section 7: Ordering information.

Table 24. General operating conditions (continued)

Symbol

Parameter

Conditions

Min

Max

Unit

Table 25. Operating conditions at power-up / power-down

Symbol

Parameter

Conditions

Min

Max

Unit

tVDD

VDD slew rate

VDD rising

∞

µs/V

VDD falling; ULPEN = 0

∞

VDD falling; ULPEN = 1

100

∞

ms/V

Table 26. Embedded reset and power control block characteristics

Symbol

Parameter

Conditions(1)

Min

Typ

Max

Unit

tRSTTEMPO(2)

POR temporization when VDD crosses VPOR

VDD rising

250

400

μs

VPOR(2)

Power-on reset threshold

1.62

1.66

1.70

STM32G0C1NET3X 数据表(PDF) 69 Page - STMicroelectronics

STM32G0C1NET3X 数据表(HTML) 69 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

STM32G0C1NET3X 数据表(PDF) 69 Page - STMicroelectronics

STM32G0C1NET3X 数据表(HTML) 69 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载