STM32G0C1NET3 datasheet(18/159 Pages) STMICROELECTRONICS

18 / 159 page

Functional overview

STM32G0C1xC/xE

18/159

DS13564 Rev 4

Figure 2. Power supply overview

3.7.2

Power supply supervisor

The device has an integrated power-on/power-down (POR/PDR) reset active in all power

modes except Shutdown and ensuring proper operation upon power-on and power-down. It

maintains the device in reset when the supply voltage is below VPOR/PDR threshold, without

the need for an external reset circuit. Brownout reset (BOR) function allows extra flexibility. It

can be enabled and configured through option bytes, by selecting one of four thresholds for

rising VDD and other four for falling VDD.

The device also features an embedded programmable voltage detector (PVD) that monitors

the VDD power supply and compares it to VPVD threshold. It allows generating an interrupt

when VDD level crosses the VPVD threshold, selectively while falling, while rising, or while

falling and rising. The interrupt service routine can then generate a warning message and/or

put the MCU into a safe state. The PVD is enabled by software.

3.7.3

Voltage regulator

Two embedded linear voltage regulators, main regulator (MR) and low-power regulator

(LPR), supply most of digital circuitry in the device.

The MR is used in Run and Sleep modes. The LPR is used in Low-power run, Low-power

sleep and Stop modes.

In Standby and Shutdown modes, both regulators are powered down and their outputs set in

high-impedance state, such as to bring their current consumption close to zero. However,

SRAM data retention is possible in Standby mode, in which case the LPR remains active

and it only supplies the SRAM.

MSv63104V2

VDDA domain

RTC domain

D/A converter

A/D converter

Standby circuitry

(Wakeup, IWDG)

Voltage

regulator

Core

SRAM

Digital

peripherals

Low-voltage

detector

LSE crystal 32.768 kHz osc

BKP registers

RCC BDCR register

RTC and TAMP

Comparators

Voltage reference buffer

I/O ring

VCORE domain

Temp. sensor

Reset block

PLL, HSI

Flash memory

VDDIO1

VREF+

VDD domain

VCORE

VSS/VSSA

VDD/VDDA

VBAT

VDDA

VREF+

VSSA

VSS

VDD

VDDIO1 domain

I/O ring

USB

VDDIO2 domain

VDDIO2

STM32G0C1NET3 数据表(PDF) 18 Page - STMicroelectronics

STM32G0C1NET3 数据表(HTML) 18 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载