数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ERTEC 数据表(PDF) 32 Page - Renesas Technology Corp

部件名 ERTEC
功能描述  Enhanced Real-Time Ethernet Controller with 32-bit RISC CPU Core
PDF  51 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

ERTEC 数据表(HTML) 32 Page - Renesas Technology Corp

Back Button ERTEC Datasheet HTML 28Page - Renesas Technology Corp ERTEC Datasheet HTML 29Page - Renesas Technology Corp ERTEC Datasheet HTML 30Page - Renesas Technology Corp ERTEC Datasheet HTML 31Page - Renesas Technology Corp ERTEC Datasheet HTML 32Page - Renesas Technology Corp ERTEC Datasheet HTML 33Page - Renesas Technology Corp ERTEC Datasheet HTML 34Page - Renesas Technology Corp ERTEC Datasheet HTML 35Page - Renesas Technology Corp ERTEC Datasheet HTML 36Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 51 page
background image
32
Data Sheet A17989EE2V0DS00
µPD800261
Parameter
Symbol
Test
Conditions
MIN.
TYP.
MAX.
Unit
CPU clock frequencyNote 1
PFC
150
MHz
Oscillator clock frequencyNote 2
PLL_FC
25
- 50 ppm
25
25
+ 50 ppm
MHz
Reference clock frequencyNote 3
REF_Clk_FC
25
- 50 ppm
25
25
+ 50 ppm
MHz
Reference clock stability
REF_Clk_TCS
-0.2
0.2
ns
Supply currentNote 4, 5
1.5 V supply
IDD Core
10 Base-TX
mode
450
mA
3.3 V supply
IDD IO
235
mA
Supply currentNote 4, 5
1.5 V supply
IDD Core
100 Base-
TX mode
400
535
mA
3.3 V supply
IDD IO
100
175
mA
Supply currentNote 4, 5
1.5 V supply
IDD Core
100 Base-
FX mode
435
mA
3.3 V supply
IDD IO
85
mA
Power
consumptionNote 4, 5
1.5 V supply
PDD Core
10 Base-TX
mode
670
mW
3.3 V supply
PDD IO
770
mW
total
PDD
1440
mW
Power
consumptionNote 4, 5
1.5 V supply
PDD Core
100 Base-
TX mode
600
800
mW
3.3 V supply
PDD IO
330
570
mW
total
PDD
990
1370
mW
Power
consumptionNote 4, 5
1.5 V supply
PDD Core
100 Base-
FX mode
650
mW
3.3 V supply
PDD IO
280
mW
total
PDD
930
mW
Notes: 1. The CPU clock is an internal signal. Different CPU core operation frequencies can be selected via
hardware settings during reset; possible settings are 50/100/150 MHz.
2. The oscillator clock is present at the CLKP_A and CLKP_B pins.
3. The reference clock is available at the REF_CLK pin, if the CONFIG1 pin was pulled low during the
active reset phase.
4. Typical values for supply currents and power consumption have been measured under the following
conditions:
Nominal operating voltages and temperature (VDD IO = 3.3 V, VDD Core = 1.5 V, TA = 25°C
Operation of ERTEC 200 on the EB200 evaluation board with 150 MHz core clock frequency
SDRAM test program and Ethernet traffic running; internal PHYs set to 100 Base-TX mode
No activity on LBU interface
5. Maximum values for supply currents and power consumption have been calculated for
VDD IO = 3.6 V and VDD Core = 1.65 V at TA = 85°C.
Table 2-2:
Recommended Operating Conditions (2/2)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com