ERTEC datasheet(20/51 Pages) RENESAS

部件名	ERTEC

功能描述	Enhanced Real-Time Ethernet Controller with 32-bit RISC CPU Core

PDF	51 Pages

Scroll/Zoom	100%

制造商	RENESAS [Renesas Technology Corp]

网页	http://www.renesas.com

标志

20 / 51 page

Data Sheet A17989EE2V0DS00

µPD800261

Table 1-9: Clock and Reset Pin Functions

Pin Name

I/O

Function

Alternate Function

TRACECLK

ETM trace or scan clock

CLKP_A

Quartz connection

CLKP_B

Quartz connection

F_CLK

F_CLK for F-counter

REF_CLK

I/O

Reference clock

RESET_N

Power On reset

Table 1-10: JTAG and Debug Interface Pin Functions

Pin Name

I/ONote

Function

Alternate FunctionNote

TRST_N

JTAG reset signal

TCK

JTAG clock signal

TDI

JTAG data input signal

TMS

JTAG test mode select signal

TDO

JTAG data output signal

SRST_N

I/O

Hardware reset for debug usage

DBGREQ

Debug request signal

GPIO31

DBGACK

Debug acknowledge signal

GPIO14/GPIO22/SPI1_SFRMIN

TAP_SEL

TAP controller select signal

Note: The DBGREQ (DBGACK) pin is alternatively used as GPIO (GPIO or SPI1) pin; the function is selected

with the GPIO_PORT_MODE_H and GPIO_PORT_MODE_L registers. In this table the I/O type is listed

for the DBGREQ (DBGACK) function.

ERTEC 数据表(PDF) 20 Page - Renesas Technology Corp

ERTEC 数据表(HTML) 20 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51

数据表下载