数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

P9225-R 数据表(PDF) 10 Page - Renesas Technology Corp

部件名 P9225-R
功能描述  Dual-Mode Wireless Power Receiver for 5W Applications
PDF  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

P9225-R 数据表(HTML) 10 Page - Renesas Technology Corp

Back Button P9225-R Datasheet HTML 6Page - Renesas Technology Corp P9225-R Datasheet HTML 7Page - Renesas Technology Corp P9225-R Datasheet HTML 8Page - Renesas Technology Corp P9225-R Datasheet HTML 9Page - Renesas Technology Corp P9225-R Datasheet HTML 10Page - Renesas Technology Corp P9225-R Datasheet HTML 11Page - Renesas Technology Corp P9225-R Datasheet HTML 12Page - Renesas Technology Corp P9225-R Datasheet HTML 13Page - Renesas Technology Corp P9225-R Datasheet HTML 14Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 35 page
background image
P9225-R Datasheet
© 2018 Integrated Device Technology, Inc.
10
November 12, 2018
Symbol
Description
Conditions
Minimum
Typical
Maximum
Units
Low Drop-Out (LDO) Regulator
IOUT_MAX
Maximum Output Current
1.25
A
VOUT_5V
5V Output Voltage
VOSET= 1.8V, VRECT=5.5V
5
V
Analog to Digital Converter
N
Resolution
12
Bit
fSAMPLE
Sampling Rate
67.5
kSa/s
Channel
Number of Channels
8
VIN,FS
Full-Scale Input Voltage
2.1
V
EN
����Pin
VIH_EN¯¯
Input Threshold HIGH
1.4
V
VIL_EN¯¯
Input Threshold LOW
0.25
V
IIL_EN¯¯
Input Current LOW
VEN
¯¯
= 0V
-1
1
μA
IIH_EN
¯¯
Input Current HIGH
VEN
¯¯
= 5V
2.5
μA
EOC pin
VIH_EOC
Input Threshold HIGH
1.4
V
VIL_EOC
Input Threshold LOW
0.7
V
IIL_EOC
Input Current LOW
VEOC= 0V
-1
1
μA
IIH_EOC
Input Current HIGH
VEOC= 1.8V
-1
1
μA
VOSET, ILIM, TS, RPPO, RPPG
IIL
Input Current LOW
VVOSET, VILIM, VTS, VRPPO, VRPPG = 0V
-1
1
µA
IIH
Input Current HIGH
VVOSET, VILIM, VTS, VRPPO, VRPPG = 1.8V
-1
1
µA
INT
����pin
ILKG
Input Leakage Current
VINT
�=0Vand5V
-1
1
µA
VOL
Output Logic LOW
IOL = 8mA
0.36
V
I2C Interface – SCL, SDA
VIL
Input Threshold LOW
0.7
V
VIH
Input Threshold HIGH
1.4
V
ILKG
Input Leakage Current
VSCL, VSDA = 0V and 5V
-1
1
µA
VOL
Output Logic LOW
IOL = 8mA
0.36
V
fSCL
Clock Frequency
400
kHz
tHD,STA
Hold Time (Repeated) for
START Condition
0.6
µs
tHD:DAT
Data Hold Time
0
ns
tLOW
Clock Low Period
1.3
µs
tHIGH
Clock High Period
0.6
µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com