LP3972 datasheet(41/59 Pages) NSC

41 / 59 page

2C Compatible Interface (Continued)

LOGIC OUTPUT ENABLE REGISTER (LOER) 8H’84

Bit

3*2*1*0*

Designation

Reserved

B3ENC

B2ENC

B1ENC

L5EC

L4EC

L3EC

L2EC

Reset Value

0111

Note: ** denotes one time factory programmable EPROM registers for default values

LOGIC OUTPUT ENABLE REGISTER (LOER) DEFINITIONS 8H’84

Bit

Access

Name

Description

—

Reserved

R/W

B3ENC

Connects Buck 3 enable to SYS_EN or PWR_EN Logic Control pin

0 - Buck 3 enable connected to PWR_EN

1 - Buck 3 enable connected to SYS_EN, Default

R/W

B2ENC

Connects Buck 2 enable to SYS_EN or PWR_EN Logic Control pin

0 - Buck 2 enable connected to PWR_EN

1 - Buck 2 enable connected to SYS_EN, Default

R/W

B1ENC

Connects Buck 1 enable to SYS_EN or PWR_EN Logic Control pin

0 - Buck 1 enable connected to PWR_EN, Default

1 - Buck 1 enable connected to SYS_EN

R/W

L5EC

Connects LDO5 enable to SYS_EN or PWR_EN Logic Control pin

0 - LDO 5 enable connected to PWR_EN, Default

1 - LDO 5 enable connected to SYS_EN

R/W

L4EC

Connects LDO4 enable to SYS_EN or PWR_EN Logic Control pin

0 - LDO 4 enable connected to PWR_EN

1 - LDO 4 enable connected to SYS_EN, Default

R/W

L3EC

Connects LDO3 enable to SYS_EN or PWR_EN Logic Control pin

0 - LDO 3 enable connected to PWR_EN

1 - LDO 3 enable connected to SYS_EN, Default

R/W

L2EC

Connects LDO2 enable to SYS_EN or PWR_EN Logic Control pin

0 - LDO 2 enable connected to PWR_EN

1 - LDO 2 enable connected to SYS_EN, Default

LP3972 数据表(PDF) 41 Page - National Semiconductor (TI)

LP3972 数据表(HTML) 41 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59

数据表下载