| 数据搜索系统,热门电子元器件搜索 |
|
ICS1893AFILF 数据表(PDF) 19 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
ICS1893AFILF 数据表(HTML) 19 Page - Renesas Technology Corp |
|
19 / 137 page ![]() Chapter 5 Operating Modes Overview ICS1893AF, Rev. D 10/26/04 October, 2004 19 ICS1893AF Data Sheet - Release Copyright © 2004, Integrated Circuit Systems, Inc. All rights reserved. 5.1 Reset Operations This section first discusses reset operations in general and then specific ways in which the ICS1893AF can be configured for various reset options. 5.1.1 General Reset Operations The following reset operations apply to all the specific ways in which the ICS1893AF can be reset, which are discussed in Section 5.1.2, “Specific Reset Operations”. 5.1.1.1 Entering Reset When the ICS1893AF enters a reset condition (either through hardware, power-on reset, or software), it does the following: 1. Isolates the MAC/Repeater Interface input pins 2. Drives all MAC/Repeater Interface output pins low 3. Tri-states the signals on its Twisted-Pair Transmit pins (TP_TXP and TP_TXN) 4. Initializes all its internal modules and state machines to their default states 5. Enters the power-down state 6. Initializes all internal latching low (LL), latching high (LH), and latching maximum (LMX) Management Register bits to their default values 5.1.1.2 Exiting Reset When the ICS1893AF exits a reset condition, it does the following: 1. Exits the power-down state 2. Latches the Serial Management Port Address of the ICS1893AF into the Extended Control Register, bits 16.10:6. [See Section 8.11.3, “PHY Address (bits 16.10:6)”.] 3. Enables all its internal modules and state machines 4. Sets all Management Register bits to either (1) their default values or (2) the values specified by their associated ICS1893AF input pins, as determined by the HW/SW pin 5. Enables the Twisted-Pair Transmit pins (TP_TXP and TP_TXN) 6. Resynchronizes both its Transmit and Receive Phase-Locked Loops, which provide its transmit clock (TXCLK) and receive clock (RXCLK) 7. Releases all MAC/Repeater Interface pins, which takes a maximum of 640 ns after the reset condition is removed 5.1.1.3 Hot Insertion As with the ICS189X products, the ICS1893AF reset design supports ‘hot insertion’ of its MII. (That is, the ICS1893AF can connect its MAC/Repeater Interface to a MAC/repeater while power is already applied to the MAC/repeater.) |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |