数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

PCF2104CU/2 数据表(PDF) 32 Page - Motorola, Inc

部件名 PCF2104CU/2
功能描述  LCD controller/driver
PDF  56 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MOTOROLA [Motorola, Inc]
网页  http://www.freescale.com
标志 MOTOROLA - Motorola, Inc

PCF2104CU/2 数据表(HTML) 32 Page - Motorola, Inc

Back Button PCF2104CU/2 Datasheet HTML 28Page - Motorola, Inc PCF2104CU/2 Datasheet HTML 29Page - Motorola, Inc PCF2104CU/2 Datasheet HTML 30Page - Motorola, Inc PCF2104CU/2 Datasheet HTML 31Page - Motorola, Inc PCF2104CU/2 Datasheet HTML 32Page - Motorola, Inc PCF2104CU/2 Datasheet HTML 33Page - Motorola, Inc PCF2104CU/2 Datasheet HTML 34Page - Motorola, Inc PCF2104CU/2 Datasheet HTML 35Page - Motorola, Inc PCF2104CU/2 Datasheet HTML 36Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 56 page
background image
1997 Dec 16
32
Philips Semiconductors
Product specification
LCD controller/driver
PCF2104x
15 AC CHARACTERISTICS
VDD = 2.5 to 6.0 V; VSS =0V; VLCD =VDD − 3.5VtoVDD − 9V;Tamb = −40 °Cto+85 °C; unless otherwise specified.
Notes
1. VDD = 5.0 V.
2. All timing values are valid within the operating supply voltage and ambient temperature range and are referenced to
VIL and VIH with an input voltage swing of VSS to VDD.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
fFR
LCD frame frequency (internal clock)
note 1
40
65
100
Hz
fosc
external clock frequency
90
150
225
kHz
Bus timing characteristics: Parallel Interface; notes 1 and 2
WRITE OPERATION (WRITING DATA FROM MICROCONTROLLER TO PCF2104X)
Tcy
enable cycle time
500
−−
ns
PWEH
enable pulse width
220
−−
ns
tASU
address set-up time
50
−−
ns
tAH
address hold time
25
−−
ns
tDSW
data set-up time
60
−−
ns
tHD
data hold time
25
−−
ns
READ OPERATION (READING DATA FROM PCF2104X TO MICROCONTROLLER)
Tcy
enable cycle time
500
−−
ns
PWEH
enable pulse width
220
−−
ns
tASU
address set-up time
50
−−
ns
tAH
address hold time
25
−−
ns
tDHD
data delay time
−−
150
ns
tHD
data hold time
20
−
100
ns
Timing characteristics: I2C-bus interface; note 2
fSCL
SCL clock frequency
−−
100
kHz
tSW
tolerable spike width on bus
−−
100
ns
tBUF
bus free time
4.7
−−µs
tSU;STA
set-up time for a repeated START condition
4.7
−−µs
tHD;STA
start condition hold time
4
−−µs
tLOW
SCL LOW time
4.7
−−µs
tHIGH
SCL HIGH time
4
−−µs
tr
SCL and SDA rise time
−−
1
µs
tf
SCL and SDA fall time
−−
0.3
µs
tSU;DAT
data set-up time
250
−−
ns
tHD;DAT
data hold time
0
−−
ns
tSU;STO
set-up time for STOP condition
4
−−µs



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com