数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

TMPR4955AF 数据表(PDF) 49 Page - Toshiba Semiconductor

部件名 TMPR4955AF
功能描述  64-Bit TX System RISC TX49 Family
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  TOSHIBA [Toshiba Semiconductor]
网页  http://www.semicon.toshiba.co.jp/eng
标志 TOSHIBA - Toshiba Semiconductor

TMPR4955AF 数据表(HTML) 49 Page - Toshiba Semiconductor

Back Button TMPR4955AF Datasheet HTML 45Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 46Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 47Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 48Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 49Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 50Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 51Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 52Page - Toshiba Semiconductor TMPR4955AF Datasheet HTML 53Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 168 page
background image
開発中
Chapter 2 Features
2-5
Table 2.2.4 Interrupt Interface
PIN NAME
I / O
FUNCTION
Int(5:0)*
I
Interrupt
Six lines of general-purpose processor interrupt inputs, which are sampled at rising edges of the
Master Clock.
Note: Int(5)* can use when TintDis signal is “1”.
NMI*
I
Nonmaskable interrupt
Nonmaskable interrupt input, which is sampled at rising edges of the Master Clock.
Table 2.2.5 JTAG Interface
PIN NAME
I / O
FUNCTION
JTDI
I
JTAG data input / Debug interrupt input
Run-time mode: Input serial data to JTAG data/instruction registers.
Real-time mode: Interrupt input to change the debug unit state from real-time mode to run-time mode.
JTCK
I
JTAG clock input
Clock input for JTAG. The JTDI and JTMS data are latched on rising edges of this clock.
JTDO/TPC(0)
O
JTAG data output / Trace PC output
Data is serially shifted out from this pin. / Outputs a non-sequential program counter value
synchronously with DCLK.
JTMS
I
JTAG command
Controls mainly the status transition of the TAP controller state machine.
When the serial input data is a JTAG command, apply a high signal (= 1) to this pin.
DCLK
O
Debug clock (1/3 CPU clock)
Clock output for a real-time debug system. Timings of the serial monitor bus and PC trace interface
signals all are defined by this debug clock DCLK.
The TX4955A’s operating clock frequency is 1/3 that of Pclock. (Pclock is Internal CPU Clock)
PCST(8:0)
O
PC trace status
Outputs PC trace status information and serial monitor bus mode.
TPC(3:1) Note 1
O
Trace PC output
Outputs a non-sequential program counter value synchronously with DCLK.
TRST*
I
Test reset input
Reset input for a real-time debug system. When TRST* is asserted (= 0), the debug support unit (DSU)
is initialized. TRST* should be asserted when DSU is not used.
Note1: Leave TPC (3-1) pins open when not using them as PC trace outputs for debugging.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com