TMPR4955AF datasheet(85/168 Pages) TOSHIBA

85 / 168 page

Chapter 6 TX4955A System Interface

6-13

returned data is sent if either the data requested by a read response were

returned or if the requested data could not be fetched. In this case, the processor

handles the result as a bus error exception.

Figure 6.2.12 illustrates a situation in which the slave state is autonomously

shifted to after a processor read request is issued.

Note:The timing of the SysADC bus and SysCmdP bus are the same as the timing

of the SysAD bus and SysCmd bus timing, respectively.

Figure 6.2.12 Processor Read Request Protocol

If the Release* signal is asserted, this means that either there is autonomous

shifting to the slave state or there is a response to the ExtRqst* signal assertion. In

this case, the processor can accept either a read response or an external request other

than a read response. If an external request other than a read response is issued, the

processor asserts Release* for 1 cycle, then autonomously shifts to the slave state

again after the external request process.

6.2.8.3

Processor write request protocols

Either of the two following protocols is used in issuing processor write requests.

•

The word write request protocol (see Note below) is used for double word,

partial double word, word or partial word writing.

Note: Words are called to differentiate from the block request protocol. It is

actually possible to transfer data in double word, partial double word, word,

or partial word units.

•

The block write request protocol is used for block write transactions.

The system interface is used in the master state to issue processor double word

write requests. Figure 6.2.13 illustrates processor non-coherent single word write

request cycles.

1. In order to issue a processor single word write request, a write command is sent to

345

Cycle

Master Clock

SysAD Bus

ValidOut*

Validln*

SysCmd Bus

Addr

Read

RdRdy*

WrRdy*

Release*

Master

Slave

TMPR4955AF 数据表(PDF) 85 Page - Toshiba Semiconductor

TMPR4955AF 数据表(HTML) 85 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载