DSPIC30F datasheet(131/220 Pages) MICROCHIP

131 / 220 page

 2004 Microchip Technology Inc.

Preliminary

DS70116C-page 129

dsPIC30F5011/5013

19.4

Programming the Start of

Conversion Trigger

The conversion trigger will terminate acquisition and

start the requested conversions.

The SSRC<2:0> bits select the source of the conver-

sion trigger. The SSRC bits provide for up to 4 alternate

sources of conversion trigger.

When SSRC<2:0> = 000, the conversion trigger is

under software control. Clearing the SAMP bit will

cause the conversion trigger.

When SSRC<2:0> = 111 (Auto-Start mode), the con-

version trigger is under A/D clock control. The SAMC

bits select the number of A/D clocks between the start

of acquisition and the start of conversion. This provides

the fastest conversion rates on multiple channels.

SAMC must always be at least 1 clock cycle.

Other trigger sources can come from timer modules or

external interrupts.

19.5

Aborting a Conversion

Clearing the ADON bit during a conversion will abort

the current conversion and stop the sampling sequenc-

ing until the next sampling trigger. The ADCBUF will not

be updated with the partially completed A/D conversion

sample. That is, the ADCBUF will continue to contain

the value of the last completed conversion (or the last

value written to the ADCBUF register).

If the clearing of the ADON bit coincides with an auto-

start, the clearing has a higher priority and a new

conversion will not start.

After the A/D conversion is aborted, a 2 TAD wait is

required before the next sampling may be started by

setting the SAMP bit.

19.6

Selecting the A/D Conversion

Clock

The A/D conversion requires 15 TAD. The source of the

A/D conversion clock is software selected, using a

six-bit counter. There are 64 possible options for TAD.

EQUATION 19-1:

A/D CONVERSION CLOCK

The internal RC oscillator is selected by setting the

ADRC bit.

For correct A/D conversions, the A/D conversion clock

(TAD) must be selected to ensure a minimum TAD time

of 667 nsec (for VDD = 5V). Refer to the Electrical

Specifications section for minimum TAD under other

operating conditions.

Example 19-1 shows a sample calculation for the

ADCS<5:0> bits, assuming a device operating speed

of 30 MIPS.

EXAMPLE 19-1:

A/D CONVERSION CLOCK

CALCULATION

TAD = TCY * (0.5*(ADCS<5:0> + 1))

Minimum TAD = 667 nsec

ADCS<5:0> = 2

– 1

TAD

TCY

TCY = 33 nsec (30 MIPS)

= 2 •

– 1

667 nsec

33 nsec

= 39.4

Therefore,

Set ADCS<5:0> = 40

Actual TAD =

(ADCS<5:0> + 1)

TCY

(40 + 1)

33 nsec

= 677 nsec

DSPIC30F 数据表(PDF) 131 Page - Microchip Technology

DSPIC30F 数据表(HTML) 131 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载