数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

DSPIC30F 数据表(PDF) 132 Page - Microchip Technology

部件名 DSPIC30F
功能描述  High-Performance Digital Signal Controllers
PDF  220 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  MICROCHIP [Microchip Technology]
网页  http://www.microchip.com
标志 MICROCHIP - Microchip Technology

DSPIC30F 数据表(HTML) 132 Page - Microchip Technology

Back Button DSPIC30F Datasheet HTML 128Page - Microchip Technology DSPIC30F Datasheet HTML 129Page - Microchip Technology DSPIC30F Datasheet HTML 130Page - Microchip Technology DSPIC30F Datasheet HTML 131Page - Microchip Technology DSPIC30F Datasheet HTML 132Page - Microchip Technology DSPIC30F Datasheet HTML 133Page - Microchip Technology DSPIC30F Datasheet HTML 134Page - Microchip Technology DSPIC30F Datasheet HTML 135Page - Microchip Technology DSPIC30F Datasheet HTML 136Page - Microchip Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 132 / 220 page
background image
dsPIC30F5011/5013
DS70116C-page 130
Preliminary
 2004 Microchip Technology Inc.
19.7
A/D Acquisition Requirements
The analog input model of the 12-bit A/D converter is
shown in Figure 18-11. The total sampling time for the
A/D is a function of the internal amplifier settling time
and the holding capacitor charge time.
For the A/D converter to meet its specified accuracy,
the charge holding capacitor (CHOLD) must be allowed
to fully charge to the voltage level on the analog input
pin. The source impedance (RS), the interconnect
impedance (RIC), and the internal sampling switch
(RSS) impedance combine to directly affect the time
required to charge the capacitor CHOLD. The combined
impedance of the analog sources must therefore be
small enough to fully charge the holding capacitor
within the chosen sample time. To minimize the effects
of pin leakage currents on the accuracy of the A/D con-
verter, the maximum recommended source imped-
ance, RS, is 2.5 k
Ω. After the analog input channel is
selected (changed), this sampling function must be
completed prior to starting the conversion. The internal
holding capacitor will be in a discharged state prior to
each sample operation.
FIGURE 19-2:
12-BIT A/D CONVERTER ANALOG INPUT MODEL
CPIN
VA
Rs
ANx
VT = 0.6V
VT = 0.6V
I leakage
RIC
≤ 250Ω
Sampling
Switch
RSS
CHOLD
= DAC capacitance
VSS
VDD
= 18 pF
± 500 nA
Legend: CPIN
VT
I leakage
RIC
RSS
CHOLD
= input capacitance
= threshold voltage
= leakage current at the pin due to
= interconnect resistance
= sampling switch resistance
= sample/hold capacitance (from DAC)
various junctions
Note: CPIN value depends on device package and is not tested. Effect of CPIN negligible if Rs
≤ 2.5 kΩ.
RSS
≤ 3 kΩ



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com