| 数据搜索系统,热门电子元器件搜索 |
|
74LVC161 数据表(PDF) 3 Page - Nexperia B.V. All rights reserved |
|
|
|||||||||||||||||||||||||||||
74LVC161 数据表(HTML) 3 Page - Nexperia B.V. All rights reserved |
|
3 / 19 page ![]() Nexperia 74LVC161 Presettable synchronous 4-bit binary counter; asynchronous reset mna909 CP PE TC MR inhibit count CEP CET D0 D2 D1 D3 Q0 Q2 Q1 Q3 reset preset 12 13 14 15 0 1 2 Typical timing sequence: reset outputs to zero; preset to binary twelve; count to thirteen, fourteen, fifteen, zero, one and two; inhibit. Fig. 5. Timing sequence 74LVC161 All information provided in this document is subject to legal disclaimers. © Nexperia B.V. 2021. All rights reserved Product data sheet Rev. 7 — 22 September 2021 3 / 19 |
|
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |